Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/core.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/core.json (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/core.json (nonexistent) @@ -1,127 +0,0 @@ -[ - { - "EventName": "ex_ret_instr", - "EventCode": "0xc0", - "SampleAfterValue": "2000003", - "BriefDescription": "Retired Instructions." - }, - { - "EventName": "ex_ret_cops", - "EventCode": "0xc1", - "SampleAfterValue": "2000003", - "BriefDescription": "The number of uOps retired. This includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 4." - }, - { - "EventName": "ex_ret_brn", - "EventCode": "0xc2", - "SampleAfterValue": "2000003", - "BriefDescription": "The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts." - }, - { - "EventName": "ex_ret_brn_misp", - "EventCode": "0xc3", - "BriefDescription": "The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts)." - }, - { - "EventName": "ex_ret_brn_tkn", - "EventCode": "0xc4", - "BriefDescription": "The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts." - }, - { - "EventName": "ex_ret_brn_tkn_misp", - "EventCode": "0xc5", - "BriefDescription": "The number of retired taken branch instructions that were mispredicted." - }, - { - "EventName": "ex_ret_brn_far", - "EventCode": "0xc6", - "BriefDescription": "The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction." - }, - { - "EventName": "ex_ret_brn_resync", - "EventCode": "0xc7", - "BriefDescription": "The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream, among other things. Each occurrence reflects a restart penalty similar to a branch mispredict. This is relatively rare." - }, - { - "EventName": "ex_ret_near_ret", - "EventCode": "0xc8", - "BriefDescription": "The number of near return instructions (RET or RET Iw) retired." - }, - { - "EventName": "ex_ret_near_ret_mispred", - "EventCode": "0xc9", - "BriefDescription": "The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction." - }, - { - "EventName": "ex_ret_brn_ind_misp", - "EventCode": "0xca", - "BriefDescription": "Retired Indirect Branch Instructions Mispredicted." - }, - { - "EventName": "ex_ret_mmx_fp_instr.sse_instr", - "EventCode": "0xcb", - "BriefDescription": "SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX).", - "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX).", - "UMask": "0x4" - }, - { - "EventName": "ex_ret_mmx_fp_instr.mmx_instr", - "EventCode": "0xcb", - "BriefDescription": "MMX instructions.", - "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. MMX instructions.", - "UMask": "0x2" - }, - { - "EventName": "ex_ret_mmx_fp_instr.x87_instr", - "EventCode": "0xcb", - "BriefDescription": "x87 instructions.", - "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. x87 instructions.", - "UMask": "0x1" - }, - { - "EventName": "ex_ret_cond", - "EventCode": "0xd1", - "BriefDescription": "Retired Conditional Branch Instructions." - }, - { - "EventName": "ex_ret_cond_misp", - "EventCode": "0xd2", - "BriefDescription": "Retired Conditional Branch Instructions Mispredicted." - }, - { - "EventName": "ex_div_busy", - "EventCode": "0xd3", - "BriefDescription": "Div Cycles Busy count." - }, - { - "EventName": "ex_div_count", - "EventCode": "0xd4", - "BriefDescription": "Div Op Count." - }, - { - "EventName": "ex_tagged_ibs_ops.ibs_count_rollover", - "EventCode": "0x1cf", - "BriefDescription": "Number of times an op could not be tagged by IBS because of a previous tagged op that has not retired.", - "PublicDescription": "Tagged IBS Ops. Number of times an op could not be tagged by IBS because of a previous tagged op that has not retired.", - "UMask": "0x4" - }, - { - "EventName": "ex_tagged_ibs_ops.ibs_tagged_ops_ret", - "EventCode": "0x1cf", - "BriefDescription": "Number of Ops tagged by IBS that retired.", - "PublicDescription": "Tagged IBS Ops. Number of Ops tagged by IBS that retired.", - "UMask": "0x2" - }, - { - "EventName": "ex_tagged_ibs_ops.ibs_tagged_ops", - "EventCode": "0x1cf", - "BriefDescription": "Number of Ops tagged by IBS.", - "PublicDescription": "Tagged IBS Ops. Number of Ops tagged by IBS.", - "UMask": "0x1" - }, - { - "EventName": "ex_ret_fus_brnch_inst", - "EventCode": "0x1d0", - "BriefDescription": "The number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3." - } -] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/core.json ___________________________________________________________________ Deleted: fbsd:nokeywords ## -1 +0,0 ## -t \ No newline at end of property Deleted: svn:eol-style ## -1 +0,0 ## -native \ No newline at end of property Deleted: svn:mime-type ## -1 +0,0 ## -text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/floating-point.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/floating-point.json (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/floating-point.json (nonexistent) @@ -1,196 +0,0 @@ -[ - { - "EventName": "fpu_pipe_assignment.dual3", - "EventCode": "0x00", - "BriefDescription": "Total number multi-pipe uOps assigned to Pipe 3.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to Pipe 3.", - "UMask": "0x80" - }, - { - "EventName": "fpu_pipe_assignment.dual2", - "EventCode": "0x00", - "BriefDescription": "Total number multi-pipe uOps assigned to Pipe 2.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to Pipe 2.", - "UMask": "0x40" - }, - { - "EventName": "fpu_pipe_assignment.dual1", - "EventCode": "0x00", - "BriefDescription": "Total number multi-pipe uOps assigned to Pipe 1.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to Pipe 1.", - "UMask": "0x20" - }, - { - "EventName": "fpu_pipe_assignment.dual0", - "EventCode": "0x00", - "BriefDescription": "Total number multi-pipe uOps assigned to Pipe 0.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to Pipe 0.", - "UMask": "0x10" - }, - { - "EventName": "fpu_pipe_assignment.total3", - "EventCode": "0x00", - "BriefDescription": "Total number uOps assigned to Pipe 3.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to Pipe 3.", - "UMask": "0x8" - }, - { - "EventName": "fpu_pipe_assignment.total2", - "EventCode": "0x00", - "BriefDescription": "Total number uOps assigned to Pipe 2.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to Pipe 2.", - "UMask": "0x4" - }, - { - "EventName": "fpu_pipe_assignment.total1", - "EventCode": "0x00", - "BriefDescription": "Total number uOps assigned to Pipe 1.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to Pipe 1.", - "UMask": "0x2" - }, - { - "EventName": "fpu_pipe_assignment.total0", - "EventCode": "0x00", - "BriefDescription": "Total number uOps assigned to Pipe 0.", - "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMXTM, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to Pipe 0.", - "UMask": "0x1" - }, - { - "EventName": "fp_sched_empty", - "EventCode": "0x01", - "BriefDescription": "This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like FP loads bypass the scheduler." - }, - { - "EventName": "fp_retx87_fp_ops.div_sqr_r_ops", - "EventCode": "0x02", - "BriefDescription": "Divide and square root Ops.", - "PublicDescription": "The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Divide and square root Ops.", - "UMask": "0x4" - }, - { - "EventName": "fp_retx87_fp_ops.mul_ops", - "EventCode": "0x02", - "BriefDescription": "Multiply Ops.", - "PublicDescription": "The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Multiply Ops.", - "UMask": "0x2" - }, - { - "EventName": "fp_retx87_fp_ops.add_sub_ops", - "EventCode": "0x02", - "BriefDescription": "Add/subtract Ops.", - "PublicDescription": "The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Add/subtract Ops.", - "UMask": "0x1" - }, - { - "EventName": "fp_ret_sse_avx_ops.dp_mult_add_flops", - "EventCode": "0x03", - "BriefDescription": "Double precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", - "UMask": "0x80" - }, - { - "EventName": "fp_ret_sse_avx_ops.dp_div_flops", - "EventCode": "0x03", - "BriefDescription": "Double precision divide/square root FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision divide/square root FLOPS.", - "UMask": "0x40" - }, - { - "EventName": "fp_ret_sse_avx_ops.dp_mult_flops", - "EventCode": "0x03", - "BriefDescription": "Double precision multiply FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision multiply FLOPS.", - "UMask": "0x20" - }, - { - "EventName": "fp_ret_sse_avx_ops.dp_add_sub_flops", - "EventCode": "0x03", - "BriefDescription": "Double precision add/subtract FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision add/subtract FLOPS.", - "UMask": "0x10" - }, - { - "EventName": "fp_ret_sse_avx_ops.sp_mult_add_flops", - "EventCode": "0x03", - "BriefDescription": "Single precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", - "UMask": "0x8" - }, - { - "EventName": "fp_ret_sse_avx_ops.sp_div_flops", - "EventCode": "0x03", - "BriefDescription": "Single-precision divide/square root FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision divide/square root FLOPS.", - "UMask": "0x4" - }, - { - "EventName": "fp_ret_sse_avx_ops.sp_mult_flops", - "EventCode": "0x03", - "BriefDescription": "Single-precision multiply FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision multiply FLOPS.", - "UMask": "0x2" - }, - { - "EventName": "fp_ret_sse_avx_ops.sp_add_sub_flops", - "EventCode": "0x03", - "BriefDescription": "Single-precision add/subtract FLOPS.", - "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision add/subtract FLOPS.", - "UMask": "0x1" - }, - { - "EventName": "fp_num_mov_elim_scal_op.optimized", - "EventCode": "0x04", - "BriefDescription": "Number of Scalar Ops optimized.", - "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of Scalar Ops optimized.", - "UMask": "0x8" - }, - { - "EventName": "fp_num_mov_elim_scal_op.opt_potential", - "EventCode": "0x04", - "BriefDescription": "Number of Ops that are candidates for optimization (have Z-bit either set or pass).", - "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of Ops that are candidates for optimization (have Z-bit either set or pass).", - "UMask": "0x4" - }, - { - "EventName": "fp_num_mov_elim_scal_op.sse_mov_ops_elim", - "EventCode": "0x04", - "BriefDescription": "Number of SSE Move Ops eliminated.", - "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of SSE Move Ops eliminated.", - "UMask": "0x2" - }, - { - "EventName": "fp_num_mov_elim_scal_op.sse_mov_ops", - "EventCode": "0x04", - "BriefDescription": "Number of SSE Move Ops.", - "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of SSE Move Ops.", - "UMask": "0x1" - }, - { - "EventName": "fp_retired_ser_ops.x87_ctrl_ret", - "EventCode": "0x05", - "BriefDescription": "x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits.", - "PublicDescription": "The number of serializing Ops retired. x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits.", - "UMask": "0x8" - }, - { - "EventName": "fp_retired_ser_ops.x87_bot_ret", - "EventCode": "0x05", - "BriefDescription": "x87 bottom-executing uOps retired.", - "PublicDescription": "The number of serializing Ops retired. x87 bottom-executing uOps retired.", - "UMask": "0x4" - }, - { - "EventName": "fp_retired_ser_ops.sse_ctrl_ret", - "EventCode": "0x05", - "BriefDescription": "SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits.", - "PublicDescription": "The number of serializing Ops retired. SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits.", - "UMask": "0x2" - }, - { - "EventName": "fp_retired_ser_ops.sse_bot_ret", - "EventCode": "0x05", - "BriefDescription": "SSE bottom-executing uOps retired.", - "PublicDescription": "The number of serializing Ops retired. SSE bottom-executing uOps retired.", - "UMask": "0x1" - } -] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/floating-point.json ___________________________________________________________________ Deleted: fbsd:nokeywords ## -1 +0,0 ## -t \ No newline at end of property Deleted: svn:eol-style ## -1 +0,0 ## -native \ No newline at end of property Deleted: svn:mime-type ## -1 +0,0 ## -text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/l3cache.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/l3cache.json (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/l3cache.json (nonexistent) @@ -1,5411 +0,0 @@ -[ - { - "EventName": "l3_request_g1.t0.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses ", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t1.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t2.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t3.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t4.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t5.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t6.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - - { - "EventName": "l3_request_g1.t7.s0.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t0.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t1.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t2.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t3.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t4.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t5.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t6.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t7.s1.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t0.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t1.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t2.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t3.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t4.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t5.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t6.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - - { - "EventName": "l3_request_g1.t7.s2.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t0.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t1.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t2.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t3.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t4.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t5.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t6.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t7.s3.wrsizednc", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3_request_g1.t0.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t1.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t2.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t3.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t4.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t5.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t6.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t7.s0.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t0.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t1.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t2.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t3.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t4.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t5.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t6.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t7.s1.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t0.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t1.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t2.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t3.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t4.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t5.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t6.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t7.s2.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t0.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t1.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t2.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t3.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t4.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t5.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t6.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t7.s3.wrsized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3_request_g1.t0.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t1.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t2.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t3.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t4.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t5.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t6.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t7.s0.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t0.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t1.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t2.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t3.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t4.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t5.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t6.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t7.s1.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - -{ - "EventName": "l3_request_g1.t0.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t1.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t2.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t3.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t4.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t5.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t6.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t7.s2.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - -{ - "EventName": "l3_request_g1.t0.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t1.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t2.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t3.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t4.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t5.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t6.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t7.s3.RdSizedNC", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3_request_g1.t0.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t1.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t2.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t3.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t4.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t5.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t6.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t7.s0.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t0.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t1.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t2.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t3.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t4.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t5.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t6.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t7.s1.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - -{ - "EventName": "l3_request_g1.t0.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t1.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t2.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t3.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t4.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t5.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t6.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t7.s2.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - -{ - "EventName": "l3_request_g1.t0.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t1.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t2.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t3.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t4.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t5.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t6.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t7.s3.RdSized", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3_request_g1.t0.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3_request_g1.t1.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t2.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t3.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t4.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t5.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t6.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t7.s0.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3_request_g1.t0.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3_request_g1.t1.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t2.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t3.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t4.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t5.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t6.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t7.s1.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - -{ - "EventName": "l3_request_g1.t0.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3_request_g1.t1.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t2.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t3.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t4.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t5.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t6.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t7.s2.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - -{ - "EventName": "l3_request_g1.t0.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3_request_g1.t1.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t2.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t3.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t4.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t5.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t6.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, -{ - "EventName": "l3_request_g1.t7.s3.caching", - "EventCode": "0x01", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t0.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t1.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t2.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t3.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t4.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t5.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t6.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t7.s0.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - - { - "EventName": "l3fillvicreq.t0.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t1.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t2.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t3.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t4.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t5.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t6.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t7.s1.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - - - { - "EventName": "l3fillvicreq.t0.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t1.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t2.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t3.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t4.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t5.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t6.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t7.s2.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t0.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t1.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t2.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t3.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t4.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t5.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t6.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t7.s3.vicblk", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3fillvicreq.t0.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t1.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t2.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t3.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t4.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t5.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t6.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t7.s0.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - - { - "EventName": "l3fillvicreq.t0.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t1.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t2.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t3.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t4.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t5.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t6.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t7.s1.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t0.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t1.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t2.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t3.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t4.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t5.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t6.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t7.s2.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t0.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t1.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t2.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t3.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t4.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t5.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t6.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t7.s3.chgtox", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3fillvicreq.t0.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t1.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t2.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t3.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t4.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t5.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t6.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t7.s0.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - - { - "EventName": "l3fillvicreq.t0.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t1.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t2.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t3.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t4.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t5.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t6.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t7.s1.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t0.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t1.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t2.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t3.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t4.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t5.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t6.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t7.s2.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t0.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t1.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t2.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t3.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t4.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t5.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t6.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t7.s3.rdblkc_s_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3fillvicreq.t0.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t1.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t2.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t3.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t4.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t5.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t6.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t7.s0.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - - { - "EventName": "l3fillvicreq.t0.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t1.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t2.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t3.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t4.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t5.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t6.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t7.s1.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t0.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t1.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t2.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t3.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t4.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t5.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t6.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t7.s2.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t0.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t1.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t2.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t3.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t4.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t5.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t6.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t7.s3.rdblkc_s", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3fillvicreq.t0.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t1.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t2.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t3.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t4.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t5.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t6.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t7.s0.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - - { - "EventName": "l3fillvicreq.t0.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t1.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t2.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t3.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t4.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t5.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t6.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t7.s1.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t0.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t1.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t2.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t3.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t4.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t5.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t6.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t7.s2.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t0.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t1.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t2.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t3.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t4.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t5.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t6.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t7.s3.rdblkx_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3fillvicreq.t0.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t1.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t2.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t3.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t4.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t5.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t6.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t7.s0.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - - { - "EventName": "l3fillvicreq.t0.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t1.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t2.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t3.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t4.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t5.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t6.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t7.s1.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t0.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t1.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t2.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t3.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t4.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t5.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t6.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t7.s2.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t0.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t1.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t2.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t3.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t4.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t5.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t6.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t7.s3.rdblkx", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3fillvicreq.t0.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t1.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t2.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t3.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t4.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t5.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t6.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t7.s0.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - - { - "EventName": "l3fillvicreq.t0.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t1.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t2.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t3.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t4.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t5.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t6.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t7.s1.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t0.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t1.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t2.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t3.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t4.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t5.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t6.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t7.s2.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t0.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t1.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t2.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t3.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t4.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t5.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t6.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t7.s3.rdblkl_vic", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3fillvicreq.t0.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t1.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t2.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t3.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t4.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t5.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t6.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t7.s0.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - - { - "EventName": "l3fillvicreq.t0.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t1.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t2.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t3.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t4.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t5.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t6.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t7.s1.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t0.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t1.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t2.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t3.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t4.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t5.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t6.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t7.s2.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t0.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t1.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t2.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t3.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t4.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t5.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t6.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3fillvicreq.t7.s3.rdblkl", - "EventCode": "0x03", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3combclstrstate", - "EventCode": "0x06", - "BriefDescription": "L3 Cache Performance Monitor Counters RequestMiss: L3 miss", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t0.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t1.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t2.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t3.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t4.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t5.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t6.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t7.s0.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x01" - }, - - { - "EventName": "l3victimstate.t0.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t1.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t2.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t3.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t4.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t5.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t6.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t7.s1.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t0.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t1.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t2.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t3.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t4.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t5.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t6.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t7.s2.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t0.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t1.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t2.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t3.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t4.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t5.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t6.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t7.s3.nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x01" - }, - { - "EventName": "l3victimstate.t0.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t1.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t2.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t3.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t4.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t5.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t6.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t7.s0.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x02" - }, - - { - "EventName": "l3victimstate.t0.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t1.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t2.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t3.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t4.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t5.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t6.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t7.s1.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t0.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t1.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t2.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t3.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t4.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t5.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t6.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t7.s2.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t0.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t1.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t2.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t3.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t4.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t5.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t6.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t7.s3.none_nol3victimline", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x02" - }, - { - "EventName": "l3victimstate.t0.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t1.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t2.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t3.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t4.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t5.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t6.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t7.s0.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x04" - }, - - { - "EventName": "l3victimstate.t0.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t1.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t2.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t3.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t4.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t5.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t6.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t7.s1.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t0.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t1.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t2.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t3.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t4.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t5.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t6.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t7.s2.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t0.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t1.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t2.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t3.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t4.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t5.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t6.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t7.s3.F_S", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x04" - }, - { - "EventName": "l3victimstate.t0.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t1.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t2.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t3.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t4.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t5.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t6.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t7.s0.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x08" - }, - - { - "EventName": "l3victimstate.t0.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t1.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t2.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t3.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t4.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t5.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t6.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t7.s1.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t0.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t1.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t2.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t3.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t4.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t5.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t6.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t7.s2.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t0.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t1.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t2.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t3.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t4.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t5.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t6.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t7.s3.o", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x08" - }, - { - "EventName": "l3victimstate.t0.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t1.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t2.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t3.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t4.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t5.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t6.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t7.s0.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x10" - }, - - { - "EventName": "l3victimstate.t0.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t1.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t2.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t3.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t4.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t5.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t6.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t7.s1.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t0.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t1.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t2.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t3.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t4.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t5.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t6.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t7.s2.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t0.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t1.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t2.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t3.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t4.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t5.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t6.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x10" - }, - { - "EventName": "l3victimstate.t7.s3.e_fe", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08" - }, - { - "EventName": "l3victimstate.t0.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t1.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t2.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t3.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t4.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t5.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t6.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t7.s0.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x20" - }, - - { - "EventName": "l3victimstate.t0.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t1.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t2.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t3.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t4.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t5.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t6.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t7.s1.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t0.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t1.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t2.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t3.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t4.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t5.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t6.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t7.s2.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t0.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t1.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t2.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t3.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t4.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t5.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t6.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t7.s3.m", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x20" - }, - { - "EventName": "l3victimstate.t0.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t1.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t2.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t3.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t4.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t5.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t6.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t7.s0.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x40" - }, - - { - "EventName": "l3victimstate.t0.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t1.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t2.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t3.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t4.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t5.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t6.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t7.s1.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t0.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t1.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t2.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t3.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t4.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t5.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t6.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t7.s2.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t0.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t1.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t2.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t3.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t4.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t5.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t6.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t7.s3.d", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x40" - }, - { - "EventName": "l3victimstate.t0.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t1.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t2.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t3.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t4.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t5.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t6.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t7.s0.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x01", - "UMask": "0x80" - }, - - { - "EventName": "l3victimstate.t0.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t1.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t2.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t3.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t4.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t5.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t6.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t7.s1.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x02", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t0.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t1.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t2.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t3.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t4.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t5.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t6.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t7.s2.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x04", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t0.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x01", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t1.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x02", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t2.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x04", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t3.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x08", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t4.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x10", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t5.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x20", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t6.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x40", - "L3SliceMask": "0x08", - "UMask": "0x80" - }, - { - "EventName": "l3victimstate.t7.s3.od", - "EventCode": "0x09", - "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", - "L3ThreadMask": "0x80", - "L3SliceMask": "0x08", - "UMask": "0x80" - } - -] - Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/l3cache.json ___________________________________________________________________ Deleted: fbsd:nokeywords ## -1 +0,0 ## -yes \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/other.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/other.json (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/other.json (nonexistent) @@ -1,51 +0,0 @@ -[ - { - "EventName": "de_dis_dispatch_token_stalls0.retire_token_stall", - "EventCode": "0xaf", - "BriefDescription": "RETIRE Tokens unavailable.", - "PublicDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. RETIRE Tokens unavailable.", - "UMask": "0x40" - }, - { - "EventName": "de_dis_dispatch_token_stalls0.agsq_token_stall", - "EventCode": "0xaf", - "BriefDescription": "AGSQ Tokens unavailable.", - "PublicDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. AGSQ Tokens unavailable.", - "UMask": "0x20" - }, - { - "EventName": "de_dis_dispatch_token_stalls0.alu_token_stall", - "EventCode": "0xaf", - "BriefDescription": "ALU tokens total unavailable.", - "PublicDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALU tokens total unavailable.", - "UMask": "0x10" - }, - { - "EventName": "de_dis_dispatch_token_stalls0.alsq3_0_token_stall", - "EventCode": "0xaf", - "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall.", - "PublicDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall.", - "UMask": "0x8" - }, - { - "EventName": "de_dis_dispatch_token_stalls0.alsq3_token_stall", - "EventCode": "0xaf", - "BriefDescription": "ALSQ 3 Tokens unavailable.", - "PublicDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 3 Tokens unavailable.", - "UMask": "0x4" - }, - { - "EventName": "de_dis_dispatch_token_stalls0.alsq2_token_stall", - "EventCode": "0xaf", - "BriefDescription": "ALSQ 2 Tokens unavailable.", - "PublicDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 2 Tokens unavailable.", - "UMask": "0x2" - }, - { - "EventName": "de_dis_dispatch_token_stalls0.alsq1_token_stall", - "EventCode": "0xaf", - "BriefDescription": "ALSQ 1 Tokens unavailable.", - "PublicDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 1 Tokens unavailable.", - "UMask": "0x1" - } -] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/other.json ___________________________________________________________________ Deleted: fbsd:nokeywords ## -1 +0,0 ## -t \ No newline at end of property Deleted: svn:eol-style ## -1 +0,0 ## -native \ No newline at end of property Deleted: svn:mime-type ## -1 +0,0 ## -text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/cache.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/cache.json (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/cache.json (nonexistent) @@ -1,332 +0,0 @@ -[ - { - "EventName": "ic_fw32", - "EventCode": "0x80", - "BriefDescription": "The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses)." - }, - { - "EventName": "ic_fw32_miss", - "EventCode": "0x81", - "BriefDescription": "The number of 32B fetch windows tried to read the L1 IC and missed in the full tag." - }, - { - "EventName": "ic_cache_fill_l2", - "EventCode": "0x82", - "BriefDescription": "The number of 64 byte instruction cache line was fulfilled from the L2 cache." - }, - { - "EventName": "ic_cache_fill_sys", - "EventCode": "0x83", - "BriefDescription": "The number of 64 byte instruction cache line fulfilled from system memory or another cache." - }, - { - "EventName": "bp_l1_tlb_miss_l2_hit", - "EventCode": "0x84", - "BriefDescription": "The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB." - }, - { - "EventName": "bp_l1_tlb_miss_l2_miss", - "EventCode": "0x85", - "BriefDescription": "The number of instruction fetches that miss in both the L1 and L2 TLBs." - }, - { - "EventName": "bp_snp_re_sync", - "EventCode": "0x86", - "BriefDescription": "The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event." - }, - { - "EventName": "ic_fetch_stall.ic_stall_any", - "EventCode": "0x87", - "BriefDescription": "IC pipe was stalled during this clock cycle for any reason (nothing valid in pipe ICM1).", - "PublicDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle for any reason (nothing valid in pipe ICM1).", - "UMask": "0x4" - }, - { - "EventName": "ic_fetch_stall.ic_stall_dq_empty", - "EventCode": "0x87", - "BriefDescription": "IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.", - "PublicDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.", - "UMask": "0x2" - }, - { - "EventName": "ic_fetch_stall.ic_stall_back_pressure", - "EventCode": "0x87", - "BriefDescription": "IC pipe was stalled during this clock cycle (including IC to OC fetches) due to back-pressure.", - "PublicDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to back-pressure.", - "UMask": "0x1" - }, - { - "EventName": "bp_l1_btb_correct", - "EventCode": "0x8a", - "BriefDescription": "L1 BTB Correction." - }, - { - "EventName": "bp_l2_btb_correct", - "EventCode": "0x8b", - "BriefDescription": "L2 BTB Correction." - }, - { - "EventName": "ic_cache_inval.l2_invalidating_probe", - "EventCode": "0x8c", - "BriefDescription": "IC line invalidated due to L2 invalidating probe (external or LS).", - "PublicDescription": "The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core. IC line invalidated due to L2 invalidating probe (external or LS).", - "UMask": "0x2" - }, - { - "EventName": "ic_cache_inval.fill_invalidated", - "EventCode": "0x8c", - "BriefDescription": "IC line invalidated due to overwriting fill response.", - "PublicDescription": "The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core. IC line invalidated due to overwriting fill response.", - "UMask": "0x1" - }, - { - "EventName": "bp_tlb_rel", - "EventCode": "0x99", - "BriefDescription": "The number of ITLB reload requests." - }, - { - "EventName": "ic_oc_mode_switch.oc_ic_mode_switch", - "EventCode": "0x28a", - "BriefDescription": "OC to IC mode switch.", - "PublicDescription": "OC Mode Switch. OC to IC mode switch.", - "UMask": "0x2" - }, - { - "EventName": "ic_oc_mode_switch.ic_oc_mode_switch", - "EventCode": "0x28a", - "BriefDescription": "IC to OC mode switch.", - "PublicDescription": "OC Mode Switch. IC to OC mode switch.", - "UMask": "0x1" - }, - { - "EventName": "l2_request_g1.rd_blk_l", - "EventCode": "0x60", - "BriefDescription": "Requests to L2 Group1.", - "PublicDescription": "Requests to L2 Group1.", - "UMask": "0x80" - }, - { - "EventName": "l2_request_g1.rd_blk_x", - "EventCode": "0x60", - "BriefDescription": "Requests to L2 Group1.", - "PublicDescription": "Requests to L2 Group1.", - "UMask": "0x40" - }, - { - "EventName": "l2_request_g1.ls_rd_blk_c_s", - "EventCode": "0x60", - "BriefDescription": "Requests to L2 Group1.", - "PublicDescription": "Requests to L2 Group1.", - "UMask": "0x20" - }, - { - "EventName": "l2_request_g1.cacheable_ic_read", - "EventCode": "0x60", - "BriefDescription": "Requests to L2 Group1.", - "PublicDescription": "Requests to L2 Group1.", - "UMask": "0x10" - }, - { - "EventName": "l2_request_g1.change_to_x", - "EventCode": "0x60", - "BriefDescription": "Requests to L2 Group1.", - "PublicDescription": "Requests to L2 Group1.", - "UMask": "0x8" - }, - { - "EventName": "l2_request_g1.prefetch_l2", - "EventCode": "0x60", - "BriefDescription": "Requests to L2 Group1.", - "PublicDescription": "Requests to L2 Group1.", - "UMask": "0x4" - }, - { - "EventName": "l2_request_g1.l2_hw_pf", - "EventCode": "0x60", - "BriefDescription": "Requests to L2 Group1.", - "PublicDescription": "Requests to L2 Group1.", - "UMask": "0x2" - }, - { - "EventName": "l2_request_g1.other_requests", - "EventCode": "0x60", - "BriefDescription": "Events covered by l2_request_g2.", - "PublicDescription": "Requests to L2 Group1. Events covered by l2_request_g2.", - "UMask": "0x1" - }, - { - "EventName": "l2_request_g2.group1", - "EventCode": "0x61", - "BriefDescription": "All Group 1 commands not in unit0.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous. All Group 1 commands not in unit0.", - "UMask": "0x80" - }, - { - "EventName": "l2_request_g2.ls_rd_sized", - "EventCode": "0x61", - "BriefDescription": "RdSized, RdSized32, RdSized64.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous. RdSized, RdSized32, RdSized64.", - "UMask": "0x40" - }, - { - "EventName": "l2_request_g2.ls_rd_sized_nc", - "EventCode": "0x61", - "BriefDescription": "RdSizedNC, RdSized32NC, RdSized64NC.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous. RdSizedNC, RdSized32NC, RdSized64NC.", - "UMask": "0x20" - }, - { - "EventName": "l2_request_g2.ic_rd_sized", - "EventCode": "0x61", - "BriefDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "UMask": "0x10" - }, - { - "EventName": "l2_request_g2.ic_rd_sized_nc", - "EventCode": "0x61", - "BriefDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "UMask": "0x8" - }, - { - "EventName": "l2_request_g2.smc_inval", - "EventCode": "0x61", - "BriefDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "UMask": "0x4" - }, - { - "EventName": "l2_request_g2.bus_locks_originator", - "EventCode": "0x61", - "BriefDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "UMask": "0x2" - }, - { - "EventName": "l2_request_g2.bus_locks_responses", - "EventCode": "0x61", - "BriefDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "PublicDescription": "Multi-events in that LS and IF requests can be received simultaneous.", - "UMask": "0x1" - }, - { - "EventName": "l2_latency.l2_cycles_waiting_on_fills", - "EventCode": "0x62", - "BriefDescription": "Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. This may be used to calculate average latency by multiplying this count by four and then dividing by the total number of L2 fills (unit mask l2_request_g1 == FEh). Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used.", - "PublicDescription": "Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. This may be used to calculate average latency by multiplying this count by four and then dividing by the total number of L2 fills (unit mask l2_request_g1 == FEh). Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used.", - "UMask": "0x1" - }, - { - "EventName": "l2_wbc_req.wcb_write", - "EventCode": "0x63", - "BriefDescription": "LS to L2 WBC requests.", - "PublicDescription": "LS to L2 WBC requests.", - "UMask": "0x40" - }, - { - "EventName": "l2_wbc_req.wcb_close", - "EventCode": "0x63", - "BriefDescription": "LS to L2 WBC requests.", - "PublicDescription": "LS to L2 WBC requests.", - "UMask": "0x20" - }, - { - "EventName": "l2_wbc_req.cache_line_flush", - "EventCode": "0x63", - "BriefDescription": "LS to L2 WBC requests.", - "PublicDescription": "LS to L2 WBC requests.", - "UMask": "0x10" - }, - { - "EventName": "l2_wbc_req.i_line_flush", - "EventCode": "0x63", - "BriefDescription": "LS to L2 WBC requests.", - "PublicDescription": "LS to L2 WBC requests.", - "UMask": "0x8" - }, - { - "EventName": "l2_wbc_req.zero_byte_store", - "EventCode": "0x63", - "BriefDescription": "This becomes WriteNoData at SDP; this count does not include DVM Sync Ops and bus locks which are counted in l2_request_g2.", - "PublicDescription": "LS to L2 WBC requests. This becomes WriteNoData at SDP; this count does not include DVM Sync Ops and bus locks which are counted in l2_request_g2.", - "UMask": "0x4" - }, - { - "EventName": "l2_wbc_req.local_ic_clr", - "EventCode": "0x63", - "BriefDescription": "Local IC Clear.", - "PublicDescription": "LS to L2 WBC requests. Local IC Clear.", - "UMask": "0x2" - }, - { - "EventName": "l2_wbc_req.cl_zero", - "EventCode": "0x63", - "BriefDescription": "Cache Line Zero.", - "PublicDescription": "LS to L2 WBC requests. Cache Line Zero.", - "UMask": "0x1" - }, - { - "EventName": "l2_cache_req_stat.ls_rd_blk_cs", - "EventCode": "0x64", - "BriefDescription": "LS ReadBlock C/S Hit.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. LS ReadBlock C/S Hit.", - "UMask": "0x80" - }, - { - "EventName": "l2_cache_req_stat.ls_rd_blk_l_hit_x", - "EventCode": "0x64", - "BriefDescription": "LS Read Block L Hit X.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. LS Read Block L Hit X.", - "UMask": "0x40" - }, - { - "EventName": "l2_cache_req_stat.ls_rd_blk_l_hit_s", - "EventCode": "0x64", - "BriefDescription": "LsRdBlkL Hit Shared.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. LsRdBlkL Hit Shared.", - "UMask": "0x20" - }, - { - "EventName": "l2_cache_req_stat.ls_rd_blk_x", - "EventCode": "0x64", - "BriefDescription": "LsRdBlkX/ChgToX Hit X. Count RdBlkX finding Shared as a Miss.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. LsRdBlkX/ChgToX Hit X. Count RdBlkX finding Shared as a Miss.", - "UMask": "0x10" - }, - { - "EventName": "l2_cache_req_stat.ls_rd_blk_c", - "EventCode": "0x64", - "BriefDescription": "LS Read Block C S L X Change to X Miss.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. LS Read Block C S L X Change to X Miss.", - "UMask": "0x8" - }, - { - "EventName": "l2_cache_req_stat.ic_fill_hit_x", - "EventCode": "0x64", - "BriefDescription": "IC Fill Hit Exclusive Stale.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. IC Fill Hit Exclusive Stale.", - "UMask": "0x4" - }, - { - "EventName": "l2_cache_req_stat.ic_fill_hit_s", - "EventCode": "0x64", - "BriefDescription": "IC Fill Hit Shared.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. IC Fill Hit Shared.", - "UMask": "0x2" - }, - { - "EventName": "l2_cache_req_stat.ic_fill_miss", - "EventCode": "0x64", - "BriefDescription": "IC Fill Miss.", - "PublicDescription": "This event does not count accesses to the L2 cache by the L2 prefetcher, but it does count accesses by the L1 prefetcher. IC Fill Miss.", - "UMask": "0x1" - }, - { - "EventName": "l2_fill_pending.l2_fill_busy", - "EventCode": "0x6d", - "BriefDescription": "Total cycles spent with one or more fill requests in flight from L2.", - "PublicDescription": "Total cycles spent with one or more fill requests in flight from L2.", - "UMask": "0x1" - } -] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/cache.json ___________________________________________________________________ Deleted: fbsd:nokeywords ## -1 +0,0 ## -t \ No newline at end of property Deleted: svn:eol-style ## -1 +0,0 ## -native \ No newline at end of property Deleted: svn:mime-type ## -1 +0,0 ## -text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/memory.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/memory.json (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/memory.json (nonexistent) @@ -1,226 +0,0 @@ -[ - { - "EventName": "ls_locks.spec_lock_map_commit", - "EventCode": "0x25", - "BriefDescription": "Unit Masks ORed.", - "PublicDescription": "Unit Masks ORed.", - "UMask": "0x8" - }, - { - "EventName": "ls_locks.spec_lock", - "EventCode": "0x25", - "BriefDescription": "Unit Masks ORed.", - "PublicDescription": "Unit Masks ORed.", - "UMask": "0x4" - }, - { - "EventName": "ls_locks.non_spec_lock", - "EventCode": "0x25", - "BriefDescription": "Unit Masks ORed.", - "PublicDescription": "Unit Masks ORed.", - "UMask": "0x2" - }, - { - "EventName": "ls_locks.bus_lock", - "EventCode": "0x25", - "BriefDescription": "Unit Masks ORed.", - "PublicDescription": "Unit Masks ORed.", - "UMask": "0x1" - }, - { - "EventName": "ls_dispatch.ld_st_dispatch", - "EventCode": "0x29", - "BriefDescription": "Load-op-Stores.", - "PublicDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. Load-op-Stores.", - "UMask": "0x4" - }, - { - "EventName": "ls_dispatch.store_dispatch", - "EventCode": "0x29", - "BriefDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.", - "PublicDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.", - "UMask": "0x2" - }, - { - "EventName": "ls_dispatch.ld_dispatch", - "EventCode": "0x29", - "BriefDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.", - "PublicDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.", - "UMask": "0x1" - }, - { - "EventName": "ls_stlf", - "EventCode": "0x35", - "BriefDescription": "Number of STLF hits." - }, - { - "EventName": "ls_dc_accesses", - "EventCode": "0x40", - "BriefDescription": "The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event." - }, - { - "EventName": "ls_mab_alloc_pipe.tlb_pipe_early", - "EventCode": "0x41", - "BriefDescription": "MAB Allocation by Pipe.", - "PublicDescription": "MAB Allocation by Pipe.", - "UMask": "0x10" - }, - { - "EventName": "ls_mab_alloc_pipe.hw_pf", - "EventCode": "0x41", - "BriefDescription": "MAB Allocation by Pipe.", - "PublicDescription": "MAB Allocation by Pipe.", - "UMask": "0x8" - }, - { - "EventName": "ls_mab_alloc_pipe.tlb_pipe_late", - "EventCode": "0x41", - "BriefDescription": "MAB Allocation by Pipe.", - "PublicDescription": "MAB Allocation by Pipe.", - "UMask": "0x4" - }, - { - "EventName": "ls_mab_alloc_pipe.st_pipe", - "EventCode": "0x41", - "BriefDescription": "MAB Allocation by Pipe.", - "PublicDescription": "MAB Allocation by Pipe.", - "UMask": "0x2" - }, - { - "EventName": "ls_mab_alloc_pipe.data_pipe", - "EventCode": "0x41", - "BriefDescription": "MAB Allocation by Pipe.", - "PublicDescription": "MAB Allocation by Pipe.", - "UMask": "0x1" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload1_gl2_miss", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x80" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload2_ml2_miss", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x40" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload32_kl2_miss", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x20" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload4_kl2_miss", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x10" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload1_gl2_hit", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x8" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload2_ml2_hit", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x4" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload32_kl2_hit", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x2" - }, - { - "EventName": "ls_l1_d_tlb_miss.tlb_reload4_kl2_hit", - "EventCode": "0x45", - "BriefDescription": "L1 DTLB Miss.", - "PublicDescription": "L1 DTLB Miss.", - "UMask": "0x1" - }, - { - "EventName": "ls_tablewalker.perf_mon_tablewalk_alloc_iside1", - "EventCode": "0x46", - "BriefDescription": "Tablewalker allocation.", - "PublicDescription": "Tablewalker allocation.", - "UMask": "0x8" - }, - { - "EventName": "ls_tablewalker.perf_mon_tablewalk_alloc_iside0", - "EventCode": "0x46", - "BriefDescription": "Tablewalker allocation.", - "PublicDescription": "Tablewalker allocation.", - "UMask": "0x4" - }, - { - "EventName": "ls_tablewalker.perf_mon_tablewalk_alloc_dside1", - "EventCode": "0x46", - "BriefDescription": "Tablewalker allocation.", - "PublicDescription": "Tablewalker allocation.", - "UMask": "0x2" - }, - { - "EventName": "ls_tablewalker.perf_mon_tablewalk_alloc_dside0", - "EventCode": "0x46", - "BriefDescription": "Tablewalker allocation.", - "PublicDescription": "Tablewalker allocation.", - "UMask": "0x1" - }, - { - "EventName": "ls_misal_accesses", - "EventCode": "0x47", - "BriefDescription": "Misaligned loads." - }, - { - "EventName": "ls_pref_instr_disp.prefetch_nta", - "EventCode": "0x4b", - "BriefDescription": "Software Prefetch Instructions Dispatched.", - "PublicDescription": "Software Prefetch Instructions Dispatched.", - "UMask": "0x4" - }, - { - "EventName": "ls_pref_instr_disp.store_prefetch_w", - "EventCode": "0x4b", - "BriefDescription": "Software Prefetch Instructions Dispatched.", - "PublicDescription": "Software Prefetch Instructions Dispatched.", - "UMask": "0x2" - }, - { - "EventName": "ls_pref_instr_disp.load_prefetch_w", - "EventCode": "0x4b", - "BriefDescription": "Prefetch, Prefetch_T0_T1_T2.", - "PublicDescription": "Software Prefetch Instructions Dispatched. Prefetch, Prefetch_T0_T1_T2.", - "UMask": "0x1" - }, - { - "EventName": "ls_inef_sw_pref.mab_mch_cnt", - "EventCode": "0x52", - "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core.", - "PublicDescription": "The number of software prefetches that did not fetch data outside of the processor core.", - "UMask": "0x2" - }, - { - "EventName": "ls_inef_sw_pref.data_pipe_sw_pf_dc_hit", - "EventCode": "0x52", - "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core.", - "PublicDescription": "The number of software prefetches that did not fetch data outside of the processor core.", - "UMask": "0x1" - }, - { - "EventName": "ls_not_halted_cyc", - "EventCode": "0x76", - "SampleAfterValue": "2000003", - "BriefDescription": "Cycles not in Halt." - } -] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/memory.json ___________________________________________________________________ Deleted: fbsd:nokeywords ## -1 +0,0 ## -t \ No newline at end of property Deleted: svn:eol-style ## -1 +0,0 ## -native \ No newline at end of property Deleted: svn:mime-type ## -1 +0,0 ## -text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/data-fabric.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/data-fabric.json (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/data-fabric.json (nonexistent) @@ -1,2668 +0,0 @@ -[ - { - "EventName": "df_ccm_reqa.Node0.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0x0F" - }, - { - "EventName": "df_ccm_reqa.Node1.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0x2F" - }, - { - "EventName": "df_ccm_reqa.Node2.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0x4F" - }, - { - "EventName": "df_ccm_reqa.Node3.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0x6F" - }, - { - "EventName": "df_ccm_reqa.Node4.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0x8F" - }, - { - "EventName": "df_ccm_reqa.Node5.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0xAF" - }, - { - "EventName": "df_ccm_reqa.Node6.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0xCF" - }, - { - "EventName": "df_ccm_reqa.Node7.anydram", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", - "UMask": "0xEF" - }, - { - "EventName": "df_ccm_reqa.Node0.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0x0E" - }, - { - "EventName": "df_ccm_reqa.Node1.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0x2E" - }, - { - "EventName": "df_ccm_reqa.Node2.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0x4E" - }, - { - "EventName": "df_ccm_reqa.Node3.wrsizedfullzero", - "EventCode": "0x8E", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0x6E" - }, - { - "EventName": "df_ccm_reqa.Node4.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0x8E" - }, - { - "EventName": "df_ccm_reqa.Node5.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0xAE" - }, - { - "EventName": "df_ccm_reqa.Node6.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0xCE" - }, - { - "EventName": "df_ccm_reqa.Node7.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", - "UMask": "0xEE" - }, - { - "EventName": "df_ccm_reqa.Node0.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x0D" - }, - { - "EventName": "df_ccm_reqa.Node1.wrsizedfullnc", - "EventCode": "0x8A", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x2D" - }, - { - "EventName": "df_ccm_reqa.Node2.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x4D" - }, - { - "EventName": "df_ccm_reqa.Node3.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x6D" - }, - { - "EventName": "df_ccm_reqa.Node4.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x8D" - }, - { - "EventName": "df_ccm_reqa.Node5.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xAD" - }, - { - "EventName": "df_ccm_reqa.Node6.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xCD" - }, - { - "EventName": "df_ccm_reqa.Node7.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xED" - }, - { - "EventName": "df_ccm_reqa.Node0.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x0C" - }, - { - "EventName": "df_ccm_reqa.Node1.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x2C" - }, - { - "EventName": "df_ccm_reqa.Node2.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x4C" - }, - { - "EventName": "df_ccm_reqa.Node3.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x6C" - }, - { - "EventName": "df_ccm_reqa.Node4.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x8C" - }, - { - "EventName": "df_ccm_reqa.Node5.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0xAC" - }, - { - "EventName": "df_ccm_reqa.Node6.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0xCC" - }, - { - "EventName": "df_ccm_reqa.Node7.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0xEC" - }, - { - "EventName": "df_ccm_reqa.Node0.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0x0B" - }, - { - "EventName": "df_ccm_reqa.Node1.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0x2B" - }, - { - "EventName": "df_ccm_reqa.Node2.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0x4B" - }, - { - "EventName": "df_ccm_reqa.Node3.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0x6B" - }, - { - "EventName": "df_ccm_reqa.Node4.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0x8B" - }, - { - "EventName": "df_ccm_reqa.Node5.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0xAB" - }, - { - "EventName": "df_ccm_reqa.Node6.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0xCB" - }, - { - "EventName": "df_ccm_reqa.Node7.wrsizedfullzero", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", - "UMask": "0xEB" - }, - { - "EventName": "df_ccm_reqa.Node0.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x0A" - }, - { - "EventName": "df_ccm_reqa.Node1.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x2A" - }, - { - "EventName": "df_ccm_reqa.Node2.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x4A" - }, - { - "EventName": "df_ccm_reqa.Node3.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x6A" - }, - { - "EventName": "df_ccm_reqa.Node4.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x8A" - }, - { - "EventName": "df_ccm_reqa.Node5.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xAA" - }, - { - "EventName": "df_ccm_reqa.Node6.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xCA" - }, - { - "EventName": "df_ccm_reqa.Node7.wrsizedfullnc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xEA" - }, - { - "EventName": "df_ccm_reqa.Node0.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x09" - }, - { - "EventName": "df_ccm_reqa.Node1.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x29" - }, - { - "EventName": "df_ccm_reqa.Node2.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x49" - }, - { - "EventName": "df_ccm_reqa.Node3.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x69" - }, - { - "EventName": "df_ccm_reqa.Node4.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0x89" - }, - { - "EventName": "df_ccm_reqa.Node5.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0xA9" - }, - { - "EventName": "df_ccm_reqa.Node6.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0xC9" - }, - { - "EventName": "df_ccm_reqa.Node7.wrsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", - "UMask": "0xE9" - }, - { - "EventName": "df_ccm_reqa.Node0.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0x08" - }, - { - "EventName": "df_ccm_reqa.Node1.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0x28" - }, - { - "EventName": "df_ccm_reqa.Node2.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0x48" - }, - { - "EventName": "df_ccm_reqa.Node3.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0x68" - }, - { - "EventName": "df_ccm_reqa.Node4.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0x88" - }, - { - "EventName": "df_ccm_reqa.Node5.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0xA8" - }, - { - "EventName": "df_ccm_reqa.Node6.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0xC8" - }, - { - "EventName": "df_ccm_reqa.Node7.rdsizednc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", - "UMask": "0xE8" - }, - { - "EventName": "df_ccm_reqa.Node0.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x07" - }, - { - "EventName": "df_ccm_reqa.Node1.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x27" - }, - { - "EventName": "df_ccm_reqa.Node2.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x47" - }, - { - "EventName": "df_ccm_reqa.Node3.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x67" - }, - { - "EventName": "df_ccm_reqa.Node4.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x87" - }, - { - "EventName": "df_ccm_reqa.Node5.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0xA7" - }, - { - "EventName": "df_ccm_reqa.Node6.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0xC7" - }, - { - "EventName": "df_ccm_reqa.Node7.rdsized", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0xE7" - }, - { - "EventName": "df_ccm_reqa.Node0.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0x06" - }, - { - "EventName": "df_ccm_reqa.Node1.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0x26" - }, - { - "EventName": "df_ccm_reqa.Node2.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0x46" - }, - { - "EventName": "df_ccm_reqa.Node3.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0x66" - }, - { - "EventName": "df_ccm_reqa.Node4.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0x86" - }, - { - "EventName": "df_ccm_reqa.Node5.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0xA6" - }, - { - "EventName": "df_ccm_reqa.Node6.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0xC6" - }, - { - "EventName": "df_ccm_reqa.Node7.specdramrd", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", - "UMask": "0xE6" - }, - { - "EventName": "df_ccm_reqa.Node0.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0x05" - }, - { - "EventName": "df_ccm_reqa.Node1.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0x25" - }, - { - "EventName": "df_ccm_reqa.Node2.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0x45" - }, - { - "EventName": "df_ccm_reqa.Node3.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0x65" - }, - { - "EventName": "df_ccm_reqa.Node4.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0x85" - }, - { - "EventName": "df_ccm_reqa.Node5.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0xA5" - }, - { - "EventName": "df_ccm_reqa.Node6.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0xC5" - }, - { - "EventName": "df_ccm_reqa.Node7.anyrdblk", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", - "UMask": "0xE5" - }, - { - "EventName": "df_ccm_reqa.Node0.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0x04" - }, - { - "EventName": "df_ccm_reqa.Node1.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0x24" - }, - { - "EventName": "df_ccm_reqa.Node2.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0x44" - }, - { - "EventName": "df_ccm_reqa.Node3.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0x64" - }, - { - "EventName": "df_ccm_reqa.Node4.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0x84" - }, - { - "EventName": "df_ccm_reqa.Node5.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0xA4" - }, - { - "EventName": "df_ccm_reqa.Node6.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0xC4" - }, - { - "EventName": "df_ccm_reqa.Node7.rdvlkc", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", - "UMask": "0xE4" - }, - { - "EventName": "df_ccm_reqa.Node0.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0x03" - }, - { - "EventName": "df_ccm_reqa.Node1.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0x23" - }, - { - "EventName": "df_ccm_reqa.Node2.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0x43" - }, - { - "EventName": "df_ccm_reqa.Node3.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0x63" - }, - { - "EventName": "df_ccm_reqa.Node4.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0x83" - }, - { - "EventName": "df_ccm_reqa.Node5.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0xA3" - }, - { - "EventName": "df_ccm_reqa.Node6.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0xC3" - }, - { - "EventName": "df_ccm_reqa.Node7.rdvlkx", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", - "UMask": "0xE3" - }, - { - "EventName": "df_ccm_reqa.Node0.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0x02" - }, - { - "EventName": "df_ccm_reqa.Node1.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0x22" - }, - { - "EventName": "df_ccm_reqa.Node2.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0x42" - }, - { - "EventName": "df_ccm_reqa.Node3.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0x62" - }, - { - "EventName": "df_ccm_reqa.Node4.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0x82" - }, - { - "EventName": "df_ccm_reqa.Node5.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0xA2" - }, - { - "EventName": "df_ccm_reqa.Node6.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0xC2" - }, - { - "EventName": "df_ccm_reqa.Node7.rdvlks", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", - "UMask": "0xE2" - }, - { - "EventName": "df_ccm_reqa.Node0.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0x01" - }, - { - "EventName": "df_ccm_reqa.Node1.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0x21" - }, - { - "EventName": "df_ccm_reqa.Node2.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0x41" - }, - { - "EventName": "df_ccm_reqa.Node3.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0x61" - }, - { - "EventName": "df_ccm_reqa.Node4.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0x81" - }, - { - "EventName": "df_ccm_reqa.Node5.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0xA1" - }, - { - "EventName": "df_ccm_reqa.Node6.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0xC1" - }, - { - "EventName": "df_ccm_reqa.Node7.rdvlkl", - "EventCode": "0x8B", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", - "UMask": "0xE1" - }, - { - "EventName": "df_ccm_reqb.Node0.chgtox", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0x0E" - }, - { - "EventName": "df_ccm_reqb.Node1.chgtox", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0x2E" - }, - { - "EventName": "df_ccm_reqb.Node2.chgtox", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0x4E" - }, - { - "EventName": "df_ccm_reqb.Node3.chgtox", - "EventCode": "0x8E", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0x6E" - }, - { - "EventName": "df_ccm_reqb.Node4.chgtox", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0x8E" - }, - { - "EventName": "df_ccm_reqb.Node5.chgtox", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0xAE" - }, - { - "EventName": "df_ccm_reqb.Node6.chgtox", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0xCE" - }, - { - "EventName": "df_ccm_reqb.Node7.chgtox", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", - "UMask": "0xEE" - }, - { - "EventName": "df_ccm_reqb.Node0.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x0D" - }, - { - "EventName": "df_ccm_reqb.Node1.vicblkfull.", - "EventCode": "0x8A", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x2D" - }, - { - "EventName": "df_ccm_reqb.Node2.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x4D" - }, - { - "EventName": "df_ccm_reqb.Node3.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x6D" - }, - { - "EventName": "df_ccm_reqb.Node4.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x8D" - }, - { - "EventName": "df_ccm_reqb.Node5.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0xAD" - }, - { - "EventName": "df_ccm_reqb.Node6.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0xCD" - }, - { - "EventName": "df_ccm_reqb.Node7.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0xED" - }, - { - "EventName": "df_ccm_reqb.Node0.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0x0C" - }, - { - "EventName": "df_ccm_reqb.Node1.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0x2C" - }, - { - "EventName": "df_ccm_reqb.Node2.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0x4C" - }, - { - "EventName": "df_ccm_reqb.Node3.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0x6C" - }, - { - "EventName": "df_ccm_reqb.Node4.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0x8C" - }, - { - "EventName": "df_ccm_reqb.Node5.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0xAC" - }, - { - "EventName": "df_ccm_reqb.Node6.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0xCC" - }, - { - "EventName": "df_ccm_reqb.Node7.wbinvblkall", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", - "UMask": "0xEC" - }, - { - "EventName": "df_ccm_reqb.Node0.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0x0B" - }, - { - "EventName": "df_ccm_reqb.Node1.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0x2B" - }, - { - "EventName": "df_ccm_reqb.Node2.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0x4B" - }, - { - "EventName": "df_ccm_reqb.Node3.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0x6B" - }, - { - "EventName": "df_ccm_reqb.Node4.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0x8B" - }, - { - "EventName": "df_ccm_reqb.Node5.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0xAB" - }, - { - "EventName": "df_ccm_reqb.Node6.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0xCB" - }, - { - "EventName": "df_ccm_reqb.Node7.vicblkfullzero", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", - "UMask": "0xEB" - }, - { - "EventName": "df_ccm_reqb.Node0.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x0A" - }, - { - "EventName": "df_ccm_reqb.Node1.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x2A" - }, - { - "EventName": "df_ccm_reqb.Node2.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x4A" - }, - { - "EventName": "df_ccm_reqb.Node3.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x6A" - }, - { - "EventName": "df_ccm_reqb.Node4.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0x8A" - }, - { - "EventName": "df_ccm_reqb.Node5.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0xAA" - }, - { - "EventName": "df_ccm_reqb.Node6.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0xCA" - }, - { - "EventName": "df_ccm_reqb.Node7.vicblkfull.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", - "UMask": "0xEA" - }, - { - "EventName": "df_ccm_reqb.Node0.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0x09" - }, - { - "EventName": "df_ccm_reqb.Node1.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0x29" - }, - { - "EventName": "df_ccm_reqb.Node2.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0x49" - }, - { - "EventName": "df_ccm_reqb.Node3.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0x69" - }, - { - "EventName": "df_ccm_reqb.Node4.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0x89" - }, - { - "EventName": "df_ccm_reqb.Node5.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0xA9" - }, - { - "EventName": "df_ccm_reqb.Node6.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0xC9" - }, - { - "EventName": "df_ccm_reqb.Node7.vicblkcln", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", - "UMask": "0xE9" - }, - { - "EventName": "df_ccm_reqb.Node0.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0x07" - }, - { - "EventName": "df_ccm_reqb.Node1.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0x27" - }, - { - "EventName": "df_ccm_reqb.Node2.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0x47" - }, - { - "EventName": "df_ccm_reqb.Node3.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0x67" - }, - { - "EventName": "df_ccm_reqb.Node4.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0x87" - }, - { - "EventName": "df_ccm_reqb.Node5.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0xA7" - }, - { - "EventName": "df_ccm_reqb.Node6.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0xC7" - }, - { - "EventName": "df_ccm_reqb.Node7.anyiorequest.", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", - "UMask": "0xE7" - }, - { - "EventName": "df_ccm_reqb.Node0.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0x06" - }, - { - "EventName": "df_ccm_reqb.Node1.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0x26" - }, - { - "EventName": "df_ccm_reqb.Node2.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0x46" - }, - { - "EventName": "df_ccm_reqb.Node3.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0x66" - }, - { - "EventName": "df_ccm_reqb.Node4.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0x86" - }, - { - "EventName": "df_ccm_reqb.Node5.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0xA6" - }, - { - "EventName": "df_ccm_reqb.Node6.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0xC6" - }, - { - "EventName": "df_ccm_reqb.Node7.anywrsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", - "UMask": "0xE6" - }, - { - "EventName": "df_ccm_reqb.Node0.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x05" - }, - { - "EventName": "df_ccm_reqb.Node1.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x25" - }, - { - "EventName": "df_ccm_reqb.Node2.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x45" - }, - { - "EventName": "df_ccm_reqb.Node3.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x65" - }, - { - "EventName": "df_ccm_reqb.Node4.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0x85" - }, - { - "EventName": "df_ccm_reqb.Node5.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xA5" - }, - { - "EventName": "df_ccm_reqb.Node6.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xC5" - }, - { - "EventName": "df_ccm_reqb.Node7.wrsizedfullnc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", - "UMask": "0xE5" - }, - { - "EventName": "df_ccm_reqb.Node0.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0x04" - }, - { - "EventName": "df_ccm_reqb.Node1.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0x24" - }, - { - "EventName": "df_ccm_reqb.Node2.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0x44" - }, - { - "EventName": "df_ccm_reqb.Node3.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0x64" - }, - { - "EventName": "df_ccm_reqb.Node4.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0x84" - }, - { - "EventName": "df_ccm_reqb.Node5.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0xA4" - }, - { - "EventName": "df_ccm_reqb.Node6.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0xC4" - }, - { - "EventName": "df_ccm_reqb.Node7.wrsizednc", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", - "UMask": "0xE4" - }, - { - "EventName": "df_ccm_reqb.Node0.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0x03" - }, - { - "EventName": "df_ccm_reqb.Node1.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0x23" - }, - { - "EventName": "df_ccm_reqb.Node2.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0x43" - }, - { - "EventName": "df_ccm_reqb.Node3.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0x63" - }, - { - "EventName": "df_ccm_reqb.Node4.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0x83" - }, - { - "EventName": "df_ccm_reqb.Node5.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0xA3" - }, - { - "EventName": "df_ccm_reqb.Node6.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0xC3" - }, - { - "EventName": "df_ccm_reqb.Node7.wrsizedfullncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", - "UMask": "0xE3" - }, - { - "EventName": "df_ccm_reqb.Node0.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0x02" - }, - { - "EventName": "df_ccm_reqb.Node1.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0x22" - }, - { - "EventName": "df_ccm_reqb.Node2.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0x42" - }, - { - "EventName": "df_ccm_reqb.Node3.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0x62" - }, - { - "EventName": "df_ccm_reqb.Node4.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0x82" - }, - { - "EventName": "df_ccm_reqb.Node5.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0xA2" - }, - { - "EventName": "df_ccm_reqb.Node6.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0xC2" - }, - { - "EventName": "df_ccm_reqb.Node7.wrsizedncposted", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", - "UMask": "0xE2" - }, - { - "EventName": "df_ccm_reqb.Node0.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x01" - }, - { - "EventName": "df_ccm_reqb.Node1.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x21" - }, - { - "EventName": "df_ccm_reqb.Node2.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x41" - }, - { - "EventName": "df_ccm_reqb.Node3.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x61" - }, - { - "EventName": "df_ccm_reqb.Node4.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0x81" - }, - { - "EventName": "df_ccm_reqb.Node5.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0xA1" - }, - { - "EventName": "df_ccm_reqb.Node6.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0xC1" - }, - { - "EventName": "df_ccm_reqb.Node7.rdsized", - "EventCode": "0x8c", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", - "UMask": "0xE1" - }, - { - "EventName": "df_ccm_reqc.apicaccess", - "EventCode": "0x08D", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC access", - "UMask": "0x01" - }, - { - "EventName": "df_ccm_reqc.apicucodeaccess", - "EventCode": "0x08D", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC ucode access", - "UMask": "0x02" - }, - { - "EventName": "df_ccm_reqc.fasttprwrite", - "EventCode": "0x08D", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)Fast TPR write", - "UMask": "0x03" - }, - { - "EventName": "df_ccm_reqc.anybuslockrequest", - "EventCode": "0x08D", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC access Any Bus Lock request", - "UMask": "0x04" - }, - { - "EventName": "df_ioms_reqa.Node0.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0x0C" - }, - { - "EventName": "df_ioms_reqa.Node1.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0x2C" - }, - { - "EventName": "df_ioms_reqa.Node2.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0x4C" - }, - { - "EventName": "df_ioms_reqa.Node3.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0x6C" - }, - { - "EventName": "df_ioms_reqa.Node4.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0x8C" - }, - { - "EventName": "df_ioms_reqa.Node5.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0xAC" - }, - { - "EventName": "df_ioms_reqa.Node6.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0xCC" - }, - { - "EventName": "df_ioms_reqa.Node7.masterabort", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", - "UMask": "0xEC" - }, - { - "EventName": "df_ioms_reqa.Node0.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0x0B" - }, - { - "EventName": "df_ioms_reqa.Node1.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0x2B" - }, - { - "EventName": "df_ioms_reqa.Node2.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0x4B" - }, - { - "EventName": "df_ioms_reqa.Node3.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0x6B" - }, - { - "EventName": "df_ioms_reqa.Node4.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0x8B" - }, - { - "EventName": "df_ioms_reqa.Node5.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0xAB" - }, - { - "EventName": "df_ioms_reqa.Node6.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0xCB" - }, - { - "EventName": "df_ioms_reqa.Node7.ios_resp", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", - "UMask": "0xEB" - }, - { - "EventName": "df_ioms_reqa.Node0.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0x0A" - }, - { - "EventName": "df_ioms_reqa.Node1.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0x2A" - }, - { - "EventName": "df_ioms_reqa.Node2.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0x4A" - }, - { - "EventName": "df_ioms_reqa.Node3.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0x6A" - }, - { - "EventName": "df_ioms_reqa.Node4.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0x8A" - }, - { - "EventName": "df_ioms_reqa.Node5.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0xAA" - }, - { - "EventName": "df_ioms_reqa.Node6.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0xCA" - }, - { - "EventName": "df_ioms_reqa.Node7.flush", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", - "UMask": "0xEA" - }, - { - "EventName": "df_ioms_reqa.Node0.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0x09" - }, - { - "EventName": "df_ioms_reqa.Node1.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0x29" - }, - { - "EventName": "df_ioms_reqa.Node2.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0x49" - }, - { - "EventName": "df_ioms_reqa.Node3.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0x69" - }, - { - "EventName": "df_ioms_reqa.Node4.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0x89" - }, - { - "EventName": "df_ioms_reqa.Node5.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0xA9" - }, - { - "EventName": "df_ioms_reqa.Node6.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0xC9" - }, - { - "EventName": "df_ioms_reqa.Node7.fence", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", - "UMask": "0xE9" - }, - { - "EventName": "df_ioms_reqa.Node0.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0x08" - }, - { - "EventName": "df_ioms_reqa.Node1.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0x28" - }, - { - "EventName": "df_ioms_reqa.Node2.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0x48" - }, - { - "EventName": "df_ioms_reqa.Node3.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0x68" - }, - { - "EventName": "df_ioms_reqa.Node4.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0x88" - }, - { - "EventName": "df_ioms_reqa.Node5.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0xA8" - }, - { - "EventName": "df_ioms_reqa.Node6.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0xC8" - }, - { - "EventName": "df_ioms_reqa.Node7.anydramtransaction", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", - "UMask": "0xE8" - }, - { - "EventName": "df_ioms_reqa.Node0.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0x07" - }, - { - "EventName": "df_ioms_reqa.Node1.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0x27" - }, - { - "EventName": "df_ioms_reqa.Node2.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0x47" - }, - { - "EventName": "df_ioms_reqa.Node3.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0x67" - }, - { - "EventName": "df_ioms_reqa.Node4.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0x87" - }, - { - "EventName": "df_ioms_reqa.Node5.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0xA7" - }, - { - "EventName": "df_ioms_reqa.Node6.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0xC7" - }, - { - "EventName": "df_ioms_reqa.Node7.anyatomic", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", - "UMask": "0xE7" - }, - { - "EventName": "df_ioms_reqa.Node0.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0x06" - }, - { - "EventName": "df_ioms_reqa.Node1.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0x26" - }, - { - "EventName": "df_ioms_reqa.Node2.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0x46" - }, - { - "EventName": "df_ioms_reqa.Node3.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0x66" - }, - { - "EventName": "df_ioms_reqa.Node4.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0x86" - }, - { - "EventName": "df_ioms_reqa.Node5.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0xA6" - }, - { - "EventName": "df_ioms_reqa.Node6.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0xC6" - }, - { - "EventName": "df_ioms_reqa.Node7.anywrsized=64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", - "UMask": "0xE6" - }, - { - "EventName": "df_ioms_reqa.Node0.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0x05" - }, - { - "EventName": "df_ioms_reqa.Node1.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0x25" - }, - { - "EventName": "df_ioms_reqa.Node2.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0x45" - }, - { - "EventName": "df_ioms_reqa.Node3.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0x65" - }, - { - "EventName": "df_ioms_reqa.Node4.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0x85" - }, - { - "EventName": "df_ioms_reqa.Node5.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0xA5" - }, - { - "EventName": "df_ioms_reqa.Node6.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0xC5" - }, - { - "EventName": "df_ioms_reqa.Node7.anywrsized>32band<64b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", - "UMask": "0xE5" - }, - { - "EventName": "df_ioms_reqa.Node0.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0x04" - }, - { - "EventName": "df_ioms_reqa.Node1.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0x24" - }, - { - "EventName": "df_ioms_reqa.Node2.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0x44" - }, - { - "EventName": "df_ioms_reqa.Node3.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0x64" - }, - { - "EventName": "df_ioms_reqa.Node4.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0x84" - }, - { - "EventName": "df_ioms_reqa.Node5.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0xA4" - }, - { - "EventName": "df_ioms_reqa.Node6.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0xC4" - }, - { - "EventName": "df_ioms_reqa.Node7.anywrsized=32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", - "UMask": "0xE4" - }, - { - "EventName": "df_ioms_reqa.Node0.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0x03" - }, - { - "EventName": "df_ioms_reqa.Node1.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0x23" - }, - { - "EventName": "df_ioms_reqa.Node2.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0x43" - }, - { - "EventName": "df_ioms_reqa.Node3.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0x63" - }, - { - "EventName": "df_ioms_reqa.Node4.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0x83" - }, - { - "EventName": "df_ioms_reqa.Node5.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0xA3" - }, - { - "EventName": "df_ioms_reqa.Node6.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0xC3" - }, - { - "EventName": "df_ioms_reqa.Node7.anywrsized<32b", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", - "UMask": "0xE3" - }, - { - "EventName": "df_ioms_reqa.Node0.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0x02" - }, - { - "EventName": "df_ioms_reqa.Node1.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0x22" - }, - { - "EventName": "df_ioms_reqa.Node2.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0x42" - }, - { - "EventName": "df_ioms_reqa.Node3.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0x62" - }, - { - "EventName": "df_ioms_reqa.Node4.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0x82" - }, - { - "EventName": "df_ioms_reqa.Node5.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0xA2" - }, - { - "EventName": "df_ioms_reqa.Node6.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0xC2" - }, - { - "EventName": "df_ioms_reqa.Node7.anyrdsized", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", - "UMask": "0xE2" - }, - { - "EventName": "df_ioms_reqa.Node0.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0x01" - }, - { - "EventName": "df_ioms_reqa.Node1.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0x21" - }, - { - "EventName": "df_ioms_reqa.Node2.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0x41" - }, - { - "EventName": "df_ioms_reqa.Node3.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0x61" - }, - { - "EventName": "df_ioms_reqa.Node4.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0x81" - }, - { - "EventName": "df_ioms_reqa.Node5.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0xA1" - }, - { - "EventName": "df_ioms_reqa.Node6.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0xC1" - }, - { - "EventName": "df_ioms_reqa.Node7.largeread", - "EventCode": "0x108", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", - "UMask": "0xE1" - }, - { - "EventName": "df_ioms_reqb.Node0.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0x0F" - }, - { - "EventName": "df_ioms_reqb.Node1.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0x2F" - }, - { - "EventName": "df_ioms_reqb.Node2.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0x4F" - }, - { - "EventName": "df_ioms_reqb.Node3.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0x6F" - }, - { - "EventName": "df_ioms_reqb.Node4.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0x8F" - }, - { - "EventName": "df_ioms_reqb.Node5.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0xAF" - }, - { - "EventName": "df_ioms_reqb.Node6.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0xCF" - }, - { - "EventName": "df_ioms_reqb.Node7.pieiorequest", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", - "UMask": "0xEF" - }, - { - "EventName": "df_ioms_reqb.Node0.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0x0E" - }, - { - "EventName": "df_ioms_reqb.Node1.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0x2E" - }, - { - "EventName": "df_ioms_reqb.Node2.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0x4E" - }, - { - "EventName": "df_ioms_reqb.Node3.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0x6E" - }, - { - "EventName": "df_ioms_reqb.Node4.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0x8E" - }, - { - "EventName": "df_ioms_reqb.Node5.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0xAE" - }, - { - "EventName": "df_ioms_reqb.Node6.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0xCE" - }, - { - "EventName": "df_ioms_reqb.Node7.piesystemmanagement", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", - "UMask": "0xEE" - }, - { - "EventName": "df_ioms_reqb.Node0.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0x0D" - }, - { - "EventName": "df_ioms_reqb.Node1.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0x2D" - }, - { - "EventName": "df_ioms_reqb.Node2.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0x4D" - }, - { - "EventName": "df_ioms_reqb.Node3.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0x6D" - }, - { - "EventName": "df_ioms_reqb.Node4.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0x8D" - }, - { - "EventName": "df_ioms_reqb.Node5.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0xAD" - }, - { - "EventName": "df_ioms_reqb.Node6.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0xCD" - }, - { - "EventName": "df_ioms_reqb.Node7.pieinterrupt", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", - "UMask": "0xED" - }, - { - "EventName": "df_ioms_reqb.Node0.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0x0C" - }, - { - "EventName": "df_ioms_reqb.Node1.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0x2C" - }, - { - "EventName": "df_ioms_reqb.Node2.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0x4C" - }, - { - "EventName": "df_ioms_reqb.Node3.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0x6C" - }, - { - "EventName": "df_ioms_reqb.Node4.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0x8C" - }, - { - "EventName": "df_ioms_reqb.Node5.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0xAC" - }, - { - "EventName": "df_ioms_reqb.Node6.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0xCC" - }, - { - "EventName": "df_ioms_reqb.Node7.anyiotransaction", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", - "UMask": "0xEC" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0x0B" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0x2B" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0x4B" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0x6B" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0x8B" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0xAB" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0xCB" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanyatomic", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", - "UMask": "0xEB" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0x0A" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0x2A" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0x4A" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0x6A" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0x8A" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0xAA" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0xCA" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", - "UMask": "0xEA" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0x09" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0x29" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0x49" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0x69" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0x89" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0xA9" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0xC9" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", - "UMask": "0xE9" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0x08" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0x28" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0x48" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0x68" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0x88" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0xA8" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0xC8" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized=32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", - "UMask": "0xE8" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0x07" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0x27" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0x47" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0x67" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0x87" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0xA7" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0xC7" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized<32b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", - "UMask": "0xE7" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0x06" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0x26" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0x46" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0x66" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0x86" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0xA6" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0xC6" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized=64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", - "UMask": "0xE6" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0x05" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0x25" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0x45" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0x65" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0x85" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0xA5" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0xC5" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized>32band<64b", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", - "UMask": "0xE5" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0x04" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0x24" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0x44" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0x64" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0x84" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0xA4" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0xC4" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized=32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", - "UMask": "0xE4" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0x03" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0x23" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0x43" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0x63" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0x83" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0xA3" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0xC3" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized<32", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", - "UMask": "0xE3" - }, - { - "EventName": "df_ioms_reqb.Node0.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0x02" - }, - { - "EventName": "df_ioms_reqb.Node1.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0x22" - }, - { - "EventName": "df_ioms_reqb.Node2.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0x42" - }, - { - "EventName": "df_ioms_reqb.Node3.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0x62" - }, - { - "EventName": "df_ioms_reqb.Node4.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0x82" - }, - { - "EventName": "df_ioms_reqb.Node5.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0xA2" - }, - { - "EventName": "df_ioms_reqb.Node6.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0xC2" - }, - { - "EventName": "df_ioms_reqb.Node7.ioanyrdsized", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", - "UMask": "0xE2" - }, - { - "EventName": "df_ioms_reqb.Node0.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0x01" - }, - { - "EventName": "df_ioms_reqb.Node1.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0x21" - }, - { - "EventName": "df_ioms_reqb.Node2.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0x41" - }, - { - "EventName": "df_ioms_reqb.Node3.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0x61" - }, - { - "EventName": "df_ioms_reqb.Node4.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0x81" - }, - { - "EventName": "df_ioms_reqb.Node5.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0xA1" - }, - { - "EventName": "df_ioms_reqb.Node6.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0xC1" - }, - { - "EventName": "df_ioms_reqb.Node7.iolargeread", - "EventCode": "0x109", - "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", - "UMask": "0xE1" - } -] - - Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdfam17h/data-fabric.json ___________________________________________________________________ Deleted: fbsd:nokeywords ## -1 +0,0 ## -yes \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/branch.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/branch.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/branch.json (revision 363589) @@ -0,0 +1,23 @@ +[ + { + "EventName": "bp_l1_btb_correct", + "EventCode": "0x8a", + "BriefDescription": "L1 BTB Correction." + }, + { + "EventName": "bp_l2_btb_correct", + "EventCode": "0x8b", + "BriefDescription": "L2 BTB Correction." + }, + { + "EventName": "bp_dyn_ind_pred", + "EventCode": "0x8e", + "BriefDescription": "Dynamic Indirect Predictions.", + "PublicDescription": "Indirect Branch Prediction for potential multi-target branch (speculative)." + }, + { + "EventName": "bp_de_redirect", + "EventCode": "0x91", + "BriefDescription": "Decoder Overrides Existing Branch Prediction (speculative)." + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/branch.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/cache.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/cache.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/cache.json (revision 363589) @@ -0,0 +1,294 @@ +[ + { + "EventName": "ic_fw32", + "EventCode": "0x80", + "BriefDescription": "The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses)." + }, + { + "EventName": "ic_fw32_miss", + "EventCode": "0x81", + "BriefDescription": "The number of 32B fetch windows tried to read the L1 IC and missed in the full tag." + }, + { + "EventName": "ic_cache_fill_l2", + "EventCode": "0x82", + "BriefDescription": "The number of 64 byte instruction cache line was fulfilled from the L2 cache." + }, + { + "EventName": "ic_cache_fill_sys", + "EventCode": "0x83", + "BriefDescription": "The number of 64 byte instruction cache line fulfilled from system memory or another cache." + }, + { + "EventName": "bp_l1_tlb_miss_l2_hit", + "EventCode": "0x84", + "BriefDescription": "The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB." + }, + { + "EventName": "bp_l1_tlb_miss_l2_miss", + "EventCode": "0x85", + "BriefDescription": "The number of instruction fetches that miss in both the L1 and L2 TLBs." + }, + { + "EventName": "bp_snp_re_sync", + "EventCode": "0x86", + "BriefDescription": "The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event." + }, + { + "EventName": "ic_fetch_stall.ic_stall_any", + "EventCode": "0x87", + "BriefDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle for any reason (nothing valid in pipe ICM1).", + "UMask": "0x4" + }, + { + "EventName": "ic_fetch_stall.ic_stall_dq_empty", + "EventCode": "0x87", + "BriefDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.", + "UMask": "0x2" + }, + { + "EventName": "ic_fetch_stall.ic_stall_back_pressure", + "EventCode": "0x87", + "BriefDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to back-pressure.", + "UMask": "0x1" + }, + { + "EventName": "ic_cache_inval.l2_invalidating_probe", + "EventCode": "0x8c", + "BriefDescription": "IC line invalidated due to L2 invalidating probe (external or LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.", + "UMask": "0x2" + }, + { + "EventName": "ic_cache_inval.fill_invalidated", + "EventCode": "0x8c", + "BriefDescription": "IC line invalidated due to overwriting fill response. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.", + "UMask": "0x1" + }, + { + "EventName": "bp_tlb_rel", + "EventCode": "0x99", + "BriefDescription": "The number of ITLB reload requests." + }, + { + "EventName": "l2_request_g1.rd_blk_l", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache reads (including hardware and software prefetch).", + "UMask": "0x80" + }, + { + "EventName": "l2_request_g1.rd_blk_x", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache stores.", + "UMask": "0x40" + }, + { + "EventName": "l2_request_g1.ls_rd_blk_c_s", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache shared reads.", + "UMask": "0x20" + }, + { + "EventName": "l2_request_g1.cacheable_ic_read", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Instruction cache reads.", + "UMask": "0x10" + }, + { + "EventName": "l2_request_g1.change_to_x", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache state change requests. Request change to writable, check L2 for current state.", + "UMask": "0x8" + }, + { + "EventName": "l2_request_g1.prefetch_l2_cmd", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). PrefetchL2Cmd.", + "UMask": "0x4" + }, + { + "EventName": "l2_request_g1.l2_hw_pf", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). L2 Prefetcher. All prefetches accepted by L2 pipeline, hit or miss. Types of PF and L2 hit/miss broken out in a separate perfmon event.", + "UMask": "0x2" + }, + { + "EventName": "l2_request_g1.group2", + "EventCode": "0x60", + "BriefDescription": "Miscellaneous events covered in more detail by l2_request_g2 (PMCx061).", + "UMask": "0x1" + }, + { + "EventName": "l2_request_g2.group1", + "EventCode": "0x61", + "BriefDescription": "Miscellaneous events covered in more detail by l2_request_g1 (PMCx060).", + "UMask": "0x80" + }, + { + "EventName": "l2_request_g2.ls_rd_sized", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized.", + "UMask": "0x40" + }, + { + "EventName": "l2_request_g2.ls_rd_sized_nc", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized non-cacheable.", + "UMask": "0x20" + }, + { + "EventName": "l2_request_g2.ic_rd_sized", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized.", + "UMask": "0x10" + }, + { + "EventName": "l2_request_g2.ic_rd_sized_nc", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized non-cacheable.", + "UMask": "0x8" + }, + { + "EventName": "l2_request_g2.smc_inval", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code invalidates.", + "UMask": "0x4" + }, + { + "EventName": "l2_request_g2.bus_locks_originator", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus locks.", + "UMask": "0x2" + }, + { + "EventName": "l2_request_g2.bus_locks_responses", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response.", + "UMask": "0x1" + }, + { + "EventName": "l2_latency.l2_cycles_waiting_on_fills", + "EventCode": "0x62", + "BriefDescription": "Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used.", + "UMask": "0x1" + }, + { + "EventName": "l2_wcb_req.wcb_write", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB write requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) write requests.", + "UMask": "0x40" + }, + { + "EventName": "l2_wcb_req.wcb_close", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB close requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) close requests.", + "UMask": "0x20" + }, + { + "EventName": "l2_wcb_req.zero_byte_store", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB zero byte store requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) zero byte store requests.", + "UMask": "0x4" + }, + { + "EventName": "l2_wcb_req.cl_zero", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB cache line zeroing requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) cache line zeroing requests.", + "UMask": "0x1" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_cs", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache shared read hit in L2", + "UMask": "0x80" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_l_hit_x", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit in L2.", + "UMask": "0x40" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_l_hit_s", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit on shared line in L2.", + "UMask": "0x20" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_x", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache store or state change hit in L2.", + "UMask": "0x10" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_c", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache request miss in L2 (all types).", + "UMask": "0x8" + }, + { + "EventName": "l2_cache_req_stat.ic_fill_hit_x", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit modifiable line in L2.", + "UMask": "0x4" + }, + { + "EventName": "l2_cache_req_stat.ic_fill_hit_s", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit clean line in L2.", + "UMask": "0x2" + }, + { + "EventName": "l2_cache_req_stat.ic_fill_miss", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache request miss in L2.", + "UMask": "0x1" + }, + { + "EventName": "l2_fill_pending.l2_fill_busy", + "EventCode": "0x6d", + "BriefDescription": "Cycles with fill pending from L2. Total cycles spent with one or more fill requests in flight from L2.", + "UMask": "0x1" + }, + { + "EventName": "l3_request_g1.caching_l3_cache_accesses", + "EventCode": "0x01", + "BriefDescription": "Caching: L3 cache accesses", + "UMask": "0x80", + "Unit": "L3PMC" + }, + { + "EventName": "l3_lookup_state.all_l3_req_typs", + "EventCode": "0x04", + "BriefDescription": "All L3 Request Types", + "UMask": "0xff", + "Unit": "L3PMC" + }, + { + "EventName": "l3_comb_clstr_state.other_l3_miss_typs", + "EventCode": "0x06", + "BriefDescription": "Other L3 Miss Request Types", + "UMask": "0xfe", + "Unit": "L3PMC" + }, + { + "EventName": "l3_comb_clstr_state.request_miss", + "EventCode": "0x06", + "BriefDescription": "L3 cache misses", + "UMask": "0x01", + "Unit": "L3PMC" + }, + { + "EventName": "xi_sys_fill_latency", + "EventCode": "0x90", + "BriefDescription": "L3 Cache Miss Latency. Total cycles for all transactions divided by 16. Ignores SliceMask and ThreadMask.", + "UMask": "0x00", + "Unit": "L3PMC" + }, + { + "EventName": "xi_ccx_sdp_req1.all_l3_miss_req_typs", + "EventCode": "0x9a", + "BriefDescription": "All L3 Miss Request Types. Ignores SliceMask and ThreadMask.", + "UMask": "0x3f", + "Unit": "L3PMC" + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/cache.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/core.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/core.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/core.json (revision 363589) @@ -0,0 +1,125 @@ +[ + { + "EventName": "ex_ret_instr", + "EventCode": "0xc0", + "BriefDescription": "Retired Instructions." + }, + { + "EventName": "ex_ret_cops", + "EventCode": "0xc1", + "BriefDescription": "Retired Uops.", + "PublicDescription": "The number of uOps retired. This includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 4." + }, + { + "EventName": "ex_ret_brn", + "EventCode": "0xc2", + "BriefDescription": "Retired Branch Instructions.", + "PublicDescription": "The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts." + }, + { + "EventName": "ex_ret_brn_misp", + "EventCode": "0xc3", + "BriefDescription": "Retired Branch Instructions Mispredicted.", + "PublicDescription": "The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts)." + }, + { + "EventName": "ex_ret_brn_tkn", + "EventCode": "0xc4", + "BriefDescription": "Retired Taken Branch Instructions.", + "PublicDescription": "The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts." + }, + { + "EventName": "ex_ret_brn_tkn_misp", + "EventCode": "0xc5", + "BriefDescription": "Retired Taken Branch Instructions Mispredicted.", + "PublicDescription": "The number of retired taken branch instructions that were mispredicted." + }, + { + "EventName": "ex_ret_brn_far", + "EventCode": "0xc6", + "BriefDescription": "Retired Far Control Transfers.", + "PublicDescription": "The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction." + }, + { + "EventName": "ex_ret_brn_resync", + "EventCode": "0xc7", + "BriefDescription": "Retired Branch Resyncs.", + "PublicDescription": "The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream, among other things. Each occurrence reflects a restart penalty similar to a branch mispredict. This is relatively rare." + }, + { + "EventName": "ex_ret_near_ret", + "EventCode": "0xc8", + "BriefDescription": "Retired Near Returns.", + "PublicDescription": "The number of near return instructions (RET or RET Iw) retired." + }, + { + "EventName": "ex_ret_near_ret_mispred", + "EventCode": "0xc9", + "BriefDescription": "Retired Near Returns Mispredicted.", + "PublicDescription": "The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction." + }, + { + "EventName": "ex_ret_brn_ind_misp", + "EventCode": "0xca", + "BriefDescription": "Retired Indirect Branch Instructions Mispredicted.", + }, + { + "EventName": "ex_ret_mmx_fp_instr.sse_instr", + "EventCode": "0xcb", + "BriefDescription": "SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX).", + "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX).", + "UMask": "0x4" + }, + { + "EventName": "ex_ret_mmx_fp_instr.mmx_instr", + "EventCode": "0xcb", + "BriefDescription": "MMX instructions.", + "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. MMX instructions.", + "UMask": "0x2" + }, + { + "EventName": "ex_ret_mmx_fp_instr.x87_instr", + "EventCode": "0xcb", + "BriefDescription": "x87 instructions.", + "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. x87 instructions.", + "UMask": "0x1" + }, + { + "EventName": "ex_ret_cond", + "EventCode": "0xd1", + "BriefDescription": "Retired Conditional Branch Instructions." + }, + { + "EventName": "ex_div_busy", + "EventCode": "0xd3", + "BriefDescription": "Div Cycles Busy count." + }, + { + "EventName": "ex_div_count", + "EventCode": "0xd4", + "BriefDescription": "Div Op Count." + }, + { + "EventName": "ex_tagged_ibs_ops.ibs_count_rollover", + "EventCode": "0x1cf", + "BriefDescription": "Tagged IBS Ops. Number of times an op could not be tagged by IBS because of a previous tagged op that has not retired.", + "UMask": "0x4" + }, + { + "EventName": "ex_tagged_ibs_ops.ibs_tagged_ops_ret", + "EventCode": "0x1cf", + "BriefDescription": "Tagged IBS Ops. Number of Ops tagged by IBS that retired.", + "UMask": "0x2" + }, + { + "EventName": "ex_tagged_ibs_ops.ibs_tagged_ops", + "EventCode": "0x1cf", + "BriefDescription": "Tagged IBS Ops. Number of Ops tagged by IBS.", + "UMask": "0x1" + }, + { + "EventName": "ex_ret_fus_brnch_inst", + "EventCode": "0x1d0", + "BriefDescription": "The number of fused retired branch instructions retired per cycle. The number of events logged per cycle can vary from 0 to 3." + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/core.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/floating-point.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/floating-point.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/floating-point.json (revision 363589) @@ -0,0 +1,224 @@ +[ + { + "EventName": "fpu_pipe_assignment.dual", + "EventCode": "0x00", + "BriefDescription": "Total number multi-pipe uOps assigned to all pipes.", + "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to all pipes.", + "UMask": "0xf0" + }, + { + "EventName": "fpu_pipe_assignment.dual3", + "EventCode": "0x00", + "BriefDescription": "Total number multi-pipe uOps assigned to pipe 3.", + "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 3.", + "UMask": "0x80" + }, + { + "EventName": "fpu_pipe_assignment.dual2", + "EventCode": "0x00", + "BriefDescription": "Total number multi-pipe uOps assigned to pipe 2.", + "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 2.", + "UMask": "0x40" + }, + { + "EventName": "fpu_pipe_assignment.dual1", + "EventCode": "0x00", + "BriefDescription": "Total number multi-pipe uOps assigned to pipe 1.", + "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 1.", + "UMask": "0x20" + }, + { + "EventName": "fpu_pipe_assignment.dual0", + "EventCode": "0x00", + "BriefDescription": "Total number multi-pipe uOps assigned to pipe 0.", + "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number multi-pipe uOps assigned to pipe 0.", + "UMask": "0x10" + }, + { + "EventName": "fpu_pipe_assignment.total", + "EventCode": "0x00", + "BriefDescription": "Total number uOps assigned to all fpu pipes.", + "PublicDescription": "The number of operations (uOps) and dual-pipe uOps dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to all pipes.", + "UMask": "0xf" + }, + { + "EventName": "fpu_pipe_assignment.total3", + "EventCode": "0x00", + "BriefDescription": "Total number of fp uOps on pipe 3.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one-cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 3.", + "UMask": "0x8" + }, + { + "EventName": "fpu_pipe_assignment.total2", + "EventCode": "0x00", + "BriefDescription": "Total number of fp uOps on pipe 2.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 2.", + "UMask": "0x4" + }, + { + "EventName": "fpu_pipe_assignment.total1", + "EventCode": "0x00", + "BriefDescription": "Total number of fp uOps on pipe 1.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 1.", + "UMask": "0x2" + }, + { + "EventName": "fpu_pipe_assignment.total0", + "EventCode": "0x00", + "BriefDescription": "Total number of fp uOps on pipe 0.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 0.", + "UMask": "0x1" + }, + { + "EventName": "fp_sched_empty", + "EventCode": "0x01", + "BriefDescription": "This is a speculative event. The number of cycles in which the FPU scheduler is empty. Note that some Ops like FP loads bypass the scheduler." + }, + { + "EventName": "fp_retx87_fp_ops.all", + "EventCode": "0x02", + "BriefDescription": "All Ops.", + "PublicDescription": "The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8.", + "UMask": "0x7" + }, + { + "EventName": "fp_retx87_fp_ops.div_sqr_r_ops", + "EventCode": "0x02", + "BriefDescription": "Divide and square root Ops.", + "PublicDescription": "The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Divide and square root Ops.", + "UMask": "0x4" + }, + { + "EventName": "fp_retx87_fp_ops.mul_ops", + "EventCode": "0x02", + "BriefDescription": "Multiply Ops.", + "PublicDescription": "The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Multiply Ops.", + "UMask": "0x2" + }, + { + "EventName": "fp_retx87_fp_ops.add_sub_ops", + "EventCode": "0x02", + "BriefDescription": "Add/subtract Ops.", + "PublicDescription": "The number of x87 floating-point Ops that have retired. The number of events logged per cycle can vary from 0 to 8. Add/subtract Ops.", + "UMask": "0x1" + }, + { + "EventName": "fp_ret_sse_avx_ops.all", + "EventCode": "0x03", + "BriefDescription": "All FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.", + "UMask": "0xff" + }, + { + "EventName": "fp_ret_sse_avx_ops.dp_mult_add_flops", + "EventCode": "0x03", + "BriefDescription": "Double precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", + "UMask": "0x80" + }, + { + "EventName": "fp_ret_sse_avx_ops.dp_div_flops", + "EventCode": "0x03", + "BriefDescription": "Double precision divide/square root FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision divide/square root FLOPS.", + "UMask": "0x40" + }, + { + "EventName": "fp_ret_sse_avx_ops.dp_mult_flops", + "EventCode": "0x03", + "BriefDescription": "Double precision multiply FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision multiply FLOPS.", + "UMask": "0x20" + }, + { + "EventName": "fp_ret_sse_avx_ops.dp_add_sub_flops", + "EventCode": "0x03", + "BriefDescription": "Double precision add/subtract FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Double precision add/subtract FLOPS.", + "UMask": "0x10" + }, + { + "EventName": "fp_ret_sse_avx_ops.sp_mult_add_flops", + "EventCode": "0x03", + "BriefDescription": "Single precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single precision multiply-add FLOPS. Multiply-add counts as 2 FLOPS.", + "UMask": "0x8" + }, + { + "EventName": "fp_ret_sse_avx_ops.sp_div_flops", + "EventCode": "0x03", + "BriefDescription": "Single-precision divide/square root FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision divide/square root FLOPS.", + "UMask": "0x4" + }, + { + "EventName": "fp_ret_sse_avx_ops.sp_mult_flops", + "EventCode": "0x03", + "BriefDescription": "Single-precision multiply FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision multiply FLOPS.", + "UMask": "0x2" + }, + { + "EventName": "fp_ret_sse_avx_ops.sp_add_sub_flops", + "EventCode": "0x03", + "BriefDescription": "Single-precision add/subtract FLOPS.", + "PublicDescription": "This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15. Single-precision add/subtract FLOPS.", + "UMask": "0x1" + }, + { + "EventName": "fp_num_mov_elim_scal_op.optimized", + "EventCode": "0x04", + "BriefDescription": "Number of Scalar Ops optimized.", + "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of Scalar Ops optimized.", + "UMask": "0x8" + }, + { + "EventName": "fp_num_mov_elim_scal_op.opt_potential", + "EventCode": "0x04", + "BriefDescription": "Number of Ops that are candidates for optimization (have Z-bit either set or pass).", + "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of Ops that are candidates for optimization (have Z-bit either set or pass).", + "UMask": "0x4" + }, + { + "EventName": "fp_num_mov_elim_scal_op.sse_mov_ops_elim", + "EventCode": "0x04", + "BriefDescription": "Number of SSE Move Ops eliminated.", + "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of SSE Move Ops eliminated.", + "UMask": "0x2" + }, + { + "EventName": "fp_num_mov_elim_scal_op.sse_mov_ops", + "EventCode": "0x04", + "BriefDescription": "Number of SSE Move Ops.", + "PublicDescription": "This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes. Number of SSE Move Ops.", + "UMask": "0x1" + }, + { + "EventName": "fp_retired_ser_ops.x87_ctrl_ret", + "EventCode": "0x05", + "BriefDescription": "x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits.", + "PublicDescription": "The number of serializing Ops retired. x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits.", + "UMask": "0x8" + }, + { + "EventName": "fp_retired_ser_ops.x87_bot_ret", + "EventCode": "0x05", + "BriefDescription": "x87 bottom-executing uOps retired.", + "PublicDescription": "The number of serializing Ops retired. x87 bottom-executing uOps retired.", + "UMask": "0x4" + }, + { + "EventName": "fp_retired_ser_ops.sse_ctrl_ret", + "EventCode": "0x05", + "BriefDescription": "SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits.", + "PublicDescription": "The number of serializing Ops retired. SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits.", + "UMask": "0x2" + }, + { + "EventName": "fp_retired_ser_ops.sse_bot_ret", + "EventCode": "0x05", + "BriefDescription": "SSE bottom-executing uOps retired.", + "PublicDescription": "The number of serializing Ops retired. SSE bottom-executing uOps retired.", + "UMask": "0x1" + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/floating-point.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/memory.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/memory.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/memory.json (revision 363589) @@ -0,0 +1,184 @@ +[ + { + "EventName": "ls_locks.bus_lock", + "EventCode": "0x25", + "BriefDescription": "Bus lock when a locked operations crosses a cache boundary or is done on an uncacheable memory type.", + "UMask": "0x1" + }, + { + "EventName": "ls_dispatch.ld_st_dispatch", + "EventCode": "0x29", + "BriefDescription": "Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. Load-op-Stores.", + "UMask": "0x4" + }, + { + "EventName": "ls_dispatch.store_dispatch", + "EventCode": "0x29", + "BriefDescription": "Counts the number of stores dispatched to the LS unit. Unit Masks ADDed.", + "UMask": "0x2" + }, + { + "EventName": "ls_dispatch.ld_dispatch", + "EventCode": "0x29", + "BriefDescription": "Counts the number of loads dispatched to the LS unit. Unit Masks ADDed.", + "UMask": "0x1" + }, + { + "EventName": "ls_stlf", + "EventCode": "0x35", + "BriefDescription": "Number of STLF hits." + }, + { + "EventName": "ls_dc_accesses", + "EventCode": "0x40", + "BriefDescription": "The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event." + }, + { + "EventName": "ls_mab_alloc.dc_prefetcher", + "EventCode": "0x41", + "BriefDescription": "LS MAB allocates by type - DC prefetcher.", + "UMask": "0x8" + }, + { + "EventName": "ls_mab_alloc.stores", + "EventCode": "0x41", + "BriefDescription": "LS MAB allocates by type - stores.", + "UMask": "0x2" + }, + { + "EventName": "ls_mab_alloc.loads", + "EventCode": "0x41", + "BriefDescription": "LS MAB allocates by type - loads.", + "UMask": "0x01" + }, + { + "EventName": "ls_l1_d_tlb_miss.all", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss or Reload off all sizes.", + "UMask": "0xff" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss of a page of 1G size.", + "UMask": "0x80" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss of a page of 2M size.", + "UMask": "0x40" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_32k_l2_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss of a page of 32K size.", + "UMask": "0x20" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss of a page of 4K size.", + "UMask": "0x10" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Reload of a page of 1G size.", + "UMask": "0x8" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Reload of a page of 2M size.", + "UMask": "0x4" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_32k_l2_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Reload of a page of 32K size.", + "UMask": "0x2" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Reload of a page of 4K size.", + "UMask": "0x1" + }, + { + "EventName": "ls_tablewalker.iside", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks on I-side.", + "UMask": "0xc" + }, + { + "EventName": "ls_tablewalker.ic_type1", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks IC Type 1.", + "UMask": "0x8" + }, + { + "EventName": "ls_tablewalker.ic_type0", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks IC Type 0.", + "UMask": "0x4" + }, + { + "EventName": "ls_tablewalker.dside", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks on D-side.", + "UMask": "0x3" + }, + { + "EventName": "ls_tablewalker.dc_type1", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks DC Type 1.", + "UMask": "0x2" + }, + { + "EventName": "ls_tablewalker.dc_type0", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks DC Type 0.", + "UMask": "0x1" + }, + { + "EventName": "ls_misal_accesses", + "EventCode": "0x47", + "BriefDescription": "Misaligned loads." + }, + { + "EventName": "ls_pref_instr_disp.prefetch_nta", + "EventCode": "0x4b", + "BriefDescription": "Software Prefetch Instructions (PREFETCHNTA instruction) Dispatched.", + "UMask": "0x4" + }, + { + "EventName": "ls_pref_instr_disp.store_prefetch_w", + "EventCode": "0x4b", + "BriefDescription": "Software Prefetch Instructions (3DNow PREFETCHW instruction) Dispatched.", + "UMask": "0x2" + }, + { + "EventName": "ls_pref_instr_disp.load_prefetch_w", + "EventCode": "0x4b", + "BriefDescription": "Software Prefetch Instructions Dispatched. Prefetch, Prefetch_T0_T1_T2.", + "UMask": "0x1" + }, + { + "EventName": "ls_inef_sw_pref.mab_mch_cnt", + "EventCode": "0x52", + "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a match on an already-allocated miss request buffer.", + "UMask": "0x2" + }, + { + "EventName": "ls_inef_sw_pref.data_pipe_sw_pf_dc_hit", + "EventCode": "0x52", + "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a DC hit.", + "UMask": "0x1" + }, + { + "EventName": "ls_not_halted_cyc", + "EventCode": "0x76", + "BriefDescription": "Cycles not in Halt." + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/memory.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/other.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/other.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/other.json (revision 363589) @@ -0,0 +1,56 @@ +[ + { + "EventName": "ic_oc_mode_switch.oc_ic_mode_switch", + "EventCode": "0x28a", + "BriefDescription": "OC Mode Switch. OC to IC mode switch.", + "UMask": "0x2" + }, + { + "EventName": "ic_oc_mode_switch.ic_oc_mode_switch", + "EventCode": "0x28a", + "BriefDescription": "OC Mode Switch. IC to OC mode switch.", + "UMask": "0x1" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.retire_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. RETIRE Tokens unavailable.", + "UMask": "0x40" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.agsq_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. AGSQ Tokens unavailable.", + "UMask": "0x20" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alu_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALU tokens total unavailable.", + "UMask": "0x10" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alsq3_0_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 3_0 Tokens unavailable.", + "UMask": "0x8" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alsq3_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 3 Tokens unavailable.", + "UMask": "0x4" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alsq2_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 2 Tokens unavailable.", + "UMask": "0x2" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alsq1_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 1 Tokens unavailable.", + "UMask": "0x1" + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/other.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/data-fabric.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/data-fabric.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/data-fabric.json (revision 363589) @@ -0,0 +1,2668 @@ +[ + { + "EventName": "df_ccm_reqa.Node0.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0x0F" + }, + { + "EventName": "df_ccm_reqa.Node1.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0x2F" + }, + { + "EventName": "df_ccm_reqa.Node2.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0x4F" + }, + { + "EventName": "df_ccm_reqa.Node3.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0x6F" + }, + { + "EventName": "df_ccm_reqa.Node4.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0x8F" + }, + { + "EventName": "df_ccm_reqa.Node5.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0xAF" + }, + { + "EventName": "df_ccm_reqa.Node6.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0xCF" + }, + { + "EventName": "df_ccm_reqa.Node7.anydram", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Any DRAM transaction", + "UMask": "0xEF" + }, + { + "EventName": "df_ccm_reqa.Node0.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0x0E" + }, + { + "EventName": "df_ccm_reqa.Node1.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0x2E" + }, + { + "EventName": "df_ccm_reqa.Node2.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0x4E" + }, + { + "EventName": "df_ccm_reqa.Node3.wrsizedfullzero", + "EventCode": "0x8E", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0x6E" + }, + { + "EventName": "df_ccm_reqa.Node4.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0x8E" + }, + { + "EventName": "df_ccm_reqa.Node5.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0xAE" + }, + { + "EventName": "df_ccm_reqa.Node6.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0xCE" + }, + { + "EventName": "df_ccm_reqa.Node7.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered WrSizedFullZero", + "UMask": "0xEE" + }, + { + "EventName": "df_ccm_reqa.Node0.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x0D" + }, + { + "EventName": "df_ccm_reqa.Node1.wrsizedfullnc", + "EventCode": "0x8A", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x2D" + }, + { + "EventName": "df_ccm_reqa.Node2.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x4D" + }, + { + "EventName": "df_ccm_reqa.Node3.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x6D" + }, + { + "EventName": "df_ccm_reqa.Node4.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x8D" + }, + { + "EventName": "df_ccm_reqa.Node5.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xAD" + }, + { + "EventName": "df_ccm_reqa.Node6.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xCD" + }, + { + "EventName": "df_ccm_reqa.Node7.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xED" + }, + { + "EventName": "df_ccm_reqa.Node0.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x0C" + }, + { + "EventName": "df_ccm_reqa.Node1.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x2C" + }, + { + "EventName": "df_ccm_reqa.Node2.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x4C" + }, + { + "EventName": "df_ccm_reqa.Node3.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x6C" + }, + { + "EventName": "df_ccm_reqa.Node4.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x8C" + }, + { + "EventName": "df_ccm_reqa.Node5.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0xAC" + }, + { + "EventName": "df_ccm_reqa.Node6.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0xCC" + }, + { + "EventName": "df_ccm_reqa.Node7.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0xEC" + }, + { + "EventName": "df_ccm_reqa.Node0.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0x0B" + }, + { + "EventName": "df_ccm_reqa.Node1.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0x2B" + }, + { + "EventName": "df_ccm_reqa.Node2.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0x4B" + }, + { + "EventName": "df_ccm_reqa.Node3.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0x6B" + }, + { + "EventName": "df_ccm_reqa.Node4.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0x8B" + }, + { + "EventName": "df_ccm_reqa.Node5.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0xAB" + }, + { + "EventName": "df_ccm_reqa.Node6.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0xCB" + }, + { + "EventName": "df_ccm_reqa.Node7.wrsizedfullzero", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullzero", + "UMask": "0xEB" + }, + { + "EventName": "df_ccm_reqa.Node0.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x0A" + }, + { + "EventName": "df_ccm_reqa.Node1.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x2A" + }, + { + "EventName": "df_ccm_reqa.Node2.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x4A" + }, + { + "EventName": "df_ccm_reqa.Node3.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x6A" + }, + { + "EventName": "df_ccm_reqa.Node4.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x8A" + }, + { + "EventName": "df_ccm_reqa.Node5.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xAA" + }, + { + "EventName": "df_ccm_reqa.Node6.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xCA" + }, + { + "EventName": "df_ccm_reqa.Node7.wrsizedfullnc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xEA" + }, + { + "EventName": "df_ccm_reqa.Node0.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x09" + }, + { + "EventName": "df_ccm_reqa.Node1.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x29" + }, + { + "EventName": "df_ccm_reqa.Node2.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x49" + }, + { + "EventName": "df_ccm_reqa.Node3.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x69" + }, + { + "EventName": "df_ccm_reqa.Node4.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0x89" + }, + { + "EventName": "df_ccm_reqa.Node5.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0xA9" + }, + { + "EventName": "df_ccm_reqa.Node6.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0xC9" + }, + { + "EventName": "df_ccm_reqa.Node7.wrsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsized", + "UMask": "0xE9" + }, + { + "EventName": "df_ccm_reqa.Node0.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0x08" + }, + { + "EventName": "df_ccm_reqa.Node1.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0x28" + }, + { + "EventName": "df_ccm_reqa.Node2.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0x48" + }, + { + "EventName": "df_ccm_reqa.Node3.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0x68" + }, + { + "EventName": "df_ccm_reqa.Node4.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0x88" + }, + { + "EventName": "df_ccm_reqa.Node5.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0xA8" + }, + { + "EventName": "df_ccm_reqa.Node6.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0xC8" + }, + { + "EventName": "df_ccm_reqa.Node7.rdsizednc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsizednc", + "UMask": "0xE8" + }, + { + "EventName": "df_ccm_reqa.Node0.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x07" + }, + { + "EventName": "df_ccm_reqa.Node1.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x27" + }, + { + "EventName": "df_ccm_reqa.Node2.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x47" + }, + { + "EventName": "df_ccm_reqa.Node3.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x67" + }, + { + "EventName": "df_ccm_reqa.Node4.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x87" + }, + { + "EventName": "df_ccm_reqa.Node5.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0xA7" + }, + { + "EventName": "df_ccm_reqa.Node6.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0xC7" + }, + { + "EventName": "df_ccm_reqa.Node7.rdsized", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0xE7" + }, + { + "EventName": "df_ccm_reqa.Node0.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0x06" + }, + { + "EventName": "df_ccm_reqa.Node1.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0x26" + }, + { + "EventName": "df_ccm_reqa.Node2.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0x46" + }, + { + "EventName": "df_ccm_reqa.Node3.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0x66" + }, + { + "EventName": "df_ccm_reqa.Node4.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0x86" + }, + { + "EventName": "df_ccm_reqa.Node5.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0xA6" + }, + { + "EventName": "df_ccm_reqa.Node6.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0xC6" + }, + { + "EventName": "df_ccm_reqa.Node7.specdramrd", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered specdramrd", + "UMask": "0xE6" + }, + { + "EventName": "df_ccm_reqa.Node0.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0x05" + }, + { + "EventName": "df_ccm_reqa.Node1.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0x25" + }, + { + "EventName": "df_ccm_reqa.Node2.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0x45" + }, + { + "EventName": "df_ccm_reqa.Node3.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0x65" + }, + { + "EventName": "df_ccm_reqa.Node4.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0x85" + }, + { + "EventName": "df_ccm_reqa.Node5.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0xA5" + }, + { + "EventName": "df_ccm_reqa.Node6.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0xC5" + }, + { + "EventName": "df_ccm_reqa.Node7.anyrdblk", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyrdblk", + "UMask": "0xE5" + }, + { + "EventName": "df_ccm_reqa.Node0.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0x04" + }, + { + "EventName": "df_ccm_reqa.Node1.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0x24" + }, + { + "EventName": "df_ccm_reqa.Node2.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0x44" + }, + { + "EventName": "df_ccm_reqa.Node3.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0x64" + }, + { + "EventName": "df_ccm_reqa.Node4.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0x84" + }, + { + "EventName": "df_ccm_reqa.Node5.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0xA4" + }, + { + "EventName": "df_ccm_reqa.Node6.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0xC4" + }, + { + "EventName": "df_ccm_reqa.Node7.rdvlkc", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkc", + "UMask": "0xE4" + }, + { + "EventName": "df_ccm_reqa.Node0.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0x03" + }, + { + "EventName": "df_ccm_reqa.Node1.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0x23" + }, + { + "EventName": "df_ccm_reqa.Node2.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0x43" + }, + { + "EventName": "df_ccm_reqa.Node3.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0x63" + }, + { + "EventName": "df_ccm_reqa.Node4.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0x83" + }, + { + "EventName": "df_ccm_reqa.Node5.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0xA3" + }, + { + "EventName": "df_ccm_reqa.Node6.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0xC3" + }, + { + "EventName": "df_ccm_reqa.Node7.rdvlkx", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkx", + "UMask": "0xE3" + }, + { + "EventName": "df_ccm_reqa.Node0.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0x02" + }, + { + "EventName": "df_ccm_reqa.Node1.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0x22" + }, + { + "EventName": "df_ccm_reqa.Node2.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0x42" + }, + { + "EventName": "df_ccm_reqa.Node3.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0x62" + }, + { + "EventName": "df_ccm_reqa.Node4.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0x82" + }, + { + "EventName": "df_ccm_reqa.Node5.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0xA2" + }, + { + "EventName": "df_ccm_reqa.Node6.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0xC2" + }, + { + "EventName": "df_ccm_reqa.Node7.rdvlks", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlks", + "UMask": "0xE2" + }, + { + "EventName": "df_ccm_reqa.Node0.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0x01" + }, + { + "EventName": "df_ccm_reqa.Node1.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0x21" + }, + { + "EventName": "df_ccm_reqa.Node2.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0x41" + }, + { + "EventName": "df_ccm_reqa.Node3.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0x61" + }, + { + "EventName": "df_ccm_reqa.Node4.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0x81" + }, + { + "EventName": "df_ccm_reqa.Node5.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0xA1" + }, + { + "EventName": "df_ccm_reqa.Node6.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0xC1" + }, + { + "EventName": "df_ccm_reqa.Node7.rdvlkl", + "EventCode": "0x8B", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdvlkl", + "UMask": "0xE1" + }, + { + "EventName": "df_ccm_reqb.Node0.chgtox", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0x0E" + }, + { + "EventName": "df_ccm_reqb.Node1.chgtox", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0x2E" + }, + { + "EventName": "df_ccm_reqb.Node2.chgtox", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0x4E" + }, + { + "EventName": "df_ccm_reqb.Node3.chgtox", + "EventCode": "0x8E", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0x6E" + }, + { + "EventName": "df_ccm_reqb.Node4.chgtox", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0x8E" + }, + { + "EventName": "df_ccm_reqb.Node5.chgtox", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0xAE" + }, + { + "EventName": "df_ccm_reqb.Node6.chgtox", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0xCE" + }, + { + "EventName": "df_ccm_reqb.Node7.chgtox", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered chgtox", + "UMask": "0xEE" + }, + { + "EventName": "df_ccm_reqb.Node0.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x0D" + }, + { + "EventName": "df_ccm_reqb.Node1.vicblkfull.", + "EventCode": "0x8A", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x2D" + }, + { + "EventName": "df_ccm_reqb.Node2.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x4D" + }, + { + "EventName": "df_ccm_reqb.Node3.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x6D" + }, + { + "EventName": "df_ccm_reqb.Node4.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x8D" + }, + { + "EventName": "df_ccm_reqb.Node5.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0xAD" + }, + { + "EventName": "df_ccm_reqb.Node6.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0xCD" + }, + { + "EventName": "df_ccm_reqb.Node7.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0xED" + }, + { + "EventName": "df_ccm_reqb.Node0.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0x0C" + }, + { + "EventName": "df_ccm_reqb.Node1.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0x2C" + }, + { + "EventName": "df_ccm_reqb.Node2.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0x4C" + }, + { + "EventName": "df_ccm_reqb.Node3.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0x6C" + }, + { + "EventName": "df_ccm_reqb.Node4.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0x8C" + }, + { + "EventName": "df_ccm_reqb.Node5.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0xAC" + }, + { + "EventName": "df_ccm_reqb.Node6.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0xCC" + }, + { + "EventName": "df_ccm_reqb.Node7.wbinvblkall", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wbinvblkall", + "UMask": "0xEC" + }, + { + "EventName": "df_ccm_reqb.Node0.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0x0B" + }, + { + "EventName": "df_ccm_reqb.Node1.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0x2B" + }, + { + "EventName": "df_ccm_reqb.Node2.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0x4B" + }, + { + "EventName": "df_ccm_reqb.Node3.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0x6B" + }, + { + "EventName": "df_ccm_reqb.Node4.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0x8B" + }, + { + "EventName": "df_ccm_reqb.Node5.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0xAB" + }, + { + "EventName": "df_ccm_reqb.Node6.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0xCB" + }, + { + "EventName": "df_ccm_reqb.Node7.vicblkfullzero", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfullzero", + "UMask": "0xEB" + }, + { + "EventName": "df_ccm_reqb.Node0.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x0A" + }, + { + "EventName": "df_ccm_reqb.Node1.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x2A" + }, + { + "EventName": "df_ccm_reqb.Node2.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x4A" + }, + { + "EventName": "df_ccm_reqb.Node3.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x6A" + }, + { + "EventName": "df_ccm_reqb.Node4.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0x8A" + }, + { + "EventName": "df_ccm_reqb.Node5.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0xAA" + }, + { + "EventName": "df_ccm_reqb.Node6.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0xCA" + }, + { + "EventName": "df_ccm_reqb.Node7.vicblkfull.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkfull.", + "UMask": "0xEA" + }, + { + "EventName": "df_ccm_reqb.Node0.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0x09" + }, + { + "EventName": "df_ccm_reqb.Node1.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0x29" + }, + { + "EventName": "df_ccm_reqb.Node2.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0x49" + }, + { + "EventName": "df_ccm_reqb.Node3.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0x69" + }, + { + "EventName": "df_ccm_reqb.Node4.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0x89" + }, + { + "EventName": "df_ccm_reqb.Node5.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0xA9" + }, + { + "EventName": "df_ccm_reqb.Node6.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0xC9" + }, + { + "EventName": "df_ccm_reqb.Node7.vicblkcln", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered vicblkcln", + "UMask": "0xE9" + }, + { + "EventName": "df_ccm_reqb.Node0.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0x07" + }, + { + "EventName": "df_ccm_reqb.Node1.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0x27" + }, + { + "EventName": "df_ccm_reqb.Node2.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0x47" + }, + { + "EventName": "df_ccm_reqb.Node3.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0x67" + }, + { + "EventName": "df_ccm_reqb.Node4.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0x87" + }, + { + "EventName": "df_ccm_reqb.Node5.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0xA7" + }, + { + "EventName": "df_ccm_reqb.Node6.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0xC7" + }, + { + "EventName": "df_ccm_reqb.Node7.anyiorequest.", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anyiorequest.", + "UMask": "0xE7" + }, + { + "EventName": "df_ccm_reqb.Node0.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0x06" + }, + { + "EventName": "df_ccm_reqb.Node1.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0x26" + }, + { + "EventName": "df_ccm_reqb.Node2.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0x46" + }, + { + "EventName": "df_ccm_reqb.Node3.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0x66" + }, + { + "EventName": "df_ccm_reqb.Node4.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0x86" + }, + { + "EventName": "df_ccm_reqb.Node5.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0xA6" + }, + { + "EventName": "df_ccm_reqb.Node6.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0xC6" + }, + { + "EventName": "df_ccm_reqb.Node7.anywrsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered anywrsized", + "UMask": "0xE6" + }, + { + "EventName": "df_ccm_reqb.Node0.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x05" + }, + { + "EventName": "df_ccm_reqb.Node1.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x25" + }, + { + "EventName": "df_ccm_reqb.Node2.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x45" + }, + { + "EventName": "df_ccm_reqb.Node3.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x65" + }, + { + "EventName": "df_ccm_reqb.Node4.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0x85" + }, + { + "EventName": "df_ccm_reqb.Node5.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xA5" + }, + { + "EventName": "df_ccm_reqb.Node6.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xC5" + }, + { + "EventName": "df_ccm_reqb.Node7.wrsizedfullnc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullnc", + "UMask": "0xE5" + }, + { + "EventName": "df_ccm_reqb.Node0.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0x04" + }, + { + "EventName": "df_ccm_reqb.Node1.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0x24" + }, + { + "EventName": "df_ccm_reqb.Node2.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0x44" + }, + { + "EventName": "df_ccm_reqb.Node3.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0x64" + }, + { + "EventName": "df_ccm_reqb.Node4.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0x84" + }, + { + "EventName": "df_ccm_reqb.Node5.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0xA4" + }, + { + "EventName": "df_ccm_reqb.Node6.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0xC4" + }, + { + "EventName": "df_ccm_reqb.Node7.wrsizednc", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizednc", + "UMask": "0xE4" + }, + { + "EventName": "df_ccm_reqb.Node0.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0x03" + }, + { + "EventName": "df_ccm_reqb.Node1.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0x23" + }, + { + "EventName": "df_ccm_reqb.Node2.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0x43" + }, + { + "EventName": "df_ccm_reqb.Node3.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0x63" + }, + { + "EventName": "df_ccm_reqb.Node4.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0x83" + }, + { + "EventName": "df_ccm_reqb.Node5.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0xA3" + }, + { + "EventName": "df_ccm_reqb.Node6.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0xC3" + }, + { + "EventName": "df_ccm_reqb.Node7.wrsizedfullncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedfullncposted", + "UMask": "0xE3" + }, + { + "EventName": "df_ccm_reqb.Node0.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0x02" + }, + { + "EventName": "df_ccm_reqb.Node1.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0x22" + }, + { + "EventName": "df_ccm_reqb.Node2.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0x42" + }, + { + "EventName": "df_ccm_reqb.Node3.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0x62" + }, + { + "EventName": "df_ccm_reqb.Node4.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0x82" + }, + { + "EventName": "df_ccm_reqb.Node5.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0xA2" + }, + { + "EventName": "df_ccm_reqb.Node6.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0xC2" + }, + { + "EventName": "df_ccm_reqb.Node7.wrsizedncposted", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered wrsizedncposted", + "UMask": "0xE2" + }, + { + "EventName": "df_ccm_reqb.Node0.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x01" + }, + { + "EventName": "df_ccm_reqb.Node1.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x21" + }, + { + "EventName": "df_ccm_reqb.Node2.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x41" + }, + { + "EventName": "df_ccm_reqb.Node3.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x61" + }, + { + "EventName": "df_ccm_reqb.Node4.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0x81" + }, + { + "EventName": "df_ccm_reqb.Node5.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0xA1" + }, + { + "EventName": "df_ccm_reqb.Node6.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0xC1" + }, + { + "EventName": "df_ccm_reqb.Node7.rdsized", + "EventCode": "0x8c", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Ordered rdsized", + "UMask": "0xE1" + }, + { + "EventName": "df_ccm_reqc.apicaccess", + "EventCode": "0x08D", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC access", + "UMask": "0x01" + }, + { + "EventName": "df_ccm_reqc.apicucodeaccess", + "EventCode": "0x08D", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC ucode access", + "UMask": "0x02" + }, + { + "EventName": "df_ccm_reqc.fasttprwrite", + "EventCode": "0x08D", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)Fast TPR write", + "UMask": "0x03" + }, + { + "EventName": "df_ccm_reqc.anybuslockrequest", + "EventCode": "0x08D", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF CCM Request Type C (PIE Requests)APIC access Any Bus Lock request", + "UMask": "0x04" + }, + { + "EventName": "df_ioms_reqa.Node0.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0x0C" + }, + { + "EventName": "df_ioms_reqa.Node1.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0x2C" + }, + { + "EventName": "df_ioms_reqa.Node2.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0x4C" + }, + { + "EventName": "df_ioms_reqa.Node3.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0x6C" + }, + { + "EventName": "df_ioms_reqa.Node4.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0x8C" + }, + { + "EventName": "df_ioms_reqa.Node5.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0xAC" + }, + { + "EventName": "df_ioms_reqa.Node6.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0xCC" + }, + { + "EventName": "df_ioms_reqa.Node7.masterabort", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) masterabort", + "UMask": "0xEC" + }, + { + "EventName": "df_ioms_reqa.Node0.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0x0B" + }, + { + "EventName": "df_ioms_reqa.Node1.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0x2B" + }, + { + "EventName": "df_ioms_reqa.Node2.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0x4B" + }, + { + "EventName": "df_ioms_reqa.Node3.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0x6B" + }, + { + "EventName": "df_ioms_reqa.Node4.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0x8B" + }, + { + "EventName": "df_ioms_reqa.Node5.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0xAB" + }, + { + "EventName": "df_ioms_reqa.Node6.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0xCB" + }, + { + "EventName": "df_ioms_reqa.Node7.ios_resp", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) ios_resp", + "UMask": "0xEB" + }, + { + "EventName": "df_ioms_reqa.Node0.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0x0A" + }, + { + "EventName": "df_ioms_reqa.Node1.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0x2A" + }, + { + "EventName": "df_ioms_reqa.Node2.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0x4A" + }, + { + "EventName": "df_ioms_reqa.Node3.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0x6A" + }, + { + "EventName": "df_ioms_reqa.Node4.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0x8A" + }, + { + "EventName": "df_ioms_reqa.Node5.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0xAA" + }, + { + "EventName": "df_ioms_reqa.Node6.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0xCA" + }, + { + "EventName": "df_ioms_reqa.Node7.flush", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) flush", + "UMask": "0xEA" + }, + { + "EventName": "df_ioms_reqa.Node0.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0x09" + }, + { + "EventName": "df_ioms_reqa.Node1.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0x29" + }, + { + "EventName": "df_ioms_reqa.Node2.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0x49" + }, + { + "EventName": "df_ioms_reqa.Node3.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0x69" + }, + { + "EventName": "df_ioms_reqa.Node4.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0x89" + }, + { + "EventName": "df_ioms_reqa.Node5.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0xA9" + }, + { + "EventName": "df_ioms_reqa.Node6.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0xC9" + }, + { + "EventName": "df_ioms_reqa.Node7.fence", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) fence", + "UMask": "0xE9" + }, + { + "EventName": "df_ioms_reqa.Node0.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0x08" + }, + { + "EventName": "df_ioms_reqa.Node1.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0x28" + }, + { + "EventName": "df_ioms_reqa.Node2.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0x48" + }, + { + "EventName": "df_ioms_reqa.Node3.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0x68" + }, + { + "EventName": "df_ioms_reqa.Node4.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0x88" + }, + { + "EventName": "df_ioms_reqa.Node5.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0xA8" + }, + { + "EventName": "df_ioms_reqa.Node6.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0xC8" + }, + { + "EventName": "df_ioms_reqa.Node7.anydramtransaction", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anydramtransaction", + "UMask": "0xE8" + }, + { + "EventName": "df_ioms_reqa.Node0.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0x07" + }, + { + "EventName": "df_ioms_reqa.Node1.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0x27" + }, + { + "EventName": "df_ioms_reqa.Node2.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0x47" + }, + { + "EventName": "df_ioms_reqa.Node3.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0x67" + }, + { + "EventName": "df_ioms_reqa.Node4.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0x87" + }, + { + "EventName": "df_ioms_reqa.Node5.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0xA7" + }, + { + "EventName": "df_ioms_reqa.Node6.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0xC7" + }, + { + "EventName": "df_ioms_reqa.Node7.anyatomic", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyatomic", + "UMask": "0xE7" + }, + { + "EventName": "df_ioms_reqa.Node0.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0x06" + }, + { + "EventName": "df_ioms_reqa.Node1.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0x26" + }, + { + "EventName": "df_ioms_reqa.Node2.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0x46" + }, + { + "EventName": "df_ioms_reqa.Node3.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0x66" + }, + { + "EventName": "df_ioms_reqa.Node4.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0x86" + }, + { + "EventName": "df_ioms_reqa.Node5.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0xA6" + }, + { + "EventName": "df_ioms_reqa.Node6.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0xC6" + }, + { + "EventName": "df_ioms_reqa.Node7.anywrsized=64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=64b", + "UMask": "0xE6" + }, + { + "EventName": "df_ioms_reqa.Node0.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0x05" + }, + { + "EventName": "df_ioms_reqa.Node1.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0x25" + }, + { + "EventName": "df_ioms_reqa.Node2.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0x45" + }, + { + "EventName": "df_ioms_reqa.Node3.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0x65" + }, + { + "EventName": "df_ioms_reqa.Node4.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0x85" + }, + { + "EventName": "df_ioms_reqa.Node5.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0xA5" + }, + { + "EventName": "df_ioms_reqa.Node6.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0xC5" + }, + { + "EventName": "df_ioms_reqa.Node7.anywrsized>32band<64b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized>32band<64b", + "UMask": "0xE5" + }, + { + "EventName": "df_ioms_reqa.Node0.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0x04" + }, + { + "EventName": "df_ioms_reqa.Node1.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0x24" + }, + { + "EventName": "df_ioms_reqa.Node2.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0x44" + }, + { + "EventName": "df_ioms_reqa.Node3.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0x64" + }, + { + "EventName": "df_ioms_reqa.Node4.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0x84" + }, + { + "EventName": "df_ioms_reqa.Node5.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0xA4" + }, + { + "EventName": "df_ioms_reqa.Node6.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0xC4" + }, + { + "EventName": "df_ioms_reqa.Node7.anywrsized=32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized=32b", + "UMask": "0xE4" + }, + { + "EventName": "df_ioms_reqa.Node0.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0x03" + }, + { + "EventName": "df_ioms_reqa.Node1.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0x23" + }, + { + "EventName": "df_ioms_reqa.Node2.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0x43" + }, + { + "EventName": "df_ioms_reqa.Node3.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0x63" + }, + { + "EventName": "df_ioms_reqa.Node4.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0x83" + }, + { + "EventName": "df_ioms_reqa.Node5.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0xA3" + }, + { + "EventName": "df_ioms_reqa.Node6.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0xC3" + }, + { + "EventName": "df_ioms_reqa.Node7.anywrsized<32b", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anywrsized<32b", + "UMask": "0xE3" + }, + { + "EventName": "df_ioms_reqa.Node0.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0x02" + }, + { + "EventName": "df_ioms_reqa.Node1.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0x22" + }, + { + "EventName": "df_ioms_reqa.Node2.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0x42" + }, + { + "EventName": "df_ioms_reqa.Node3.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0x62" + }, + { + "EventName": "df_ioms_reqa.Node4.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0x82" + }, + { + "EventName": "df_ioms_reqa.Node5.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0xA2" + }, + { + "EventName": "df_ioms_reqa.Node6.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0xC2" + }, + { + "EventName": "df_ioms_reqa.Node7.anyrdsized", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) anyrdsized", + "UMask": "0xE2" + }, + { + "EventName": "df_ioms_reqa.Node0.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0x01" + }, + { + "EventName": "df_ioms_reqa.Node1.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0x21" + }, + { + "EventName": "df_ioms_reqa.Node2.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0x41" + }, + { + "EventName": "df_ioms_reqa.Node3.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0x61" + }, + { + "EventName": "df_ioms_reqa.Node4.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0x81" + }, + { + "EventName": "df_ioms_reqa.Node5.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0xA1" + }, + { + "EventName": "df_ioms_reqa.Node6.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0xC1" + }, + { + "EventName": "df_ioms_reqa.Node7.largeread", + "EventCode": "0x108", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type A (DRAM) largeread", + "UMask": "0xE1" + }, + { + "EventName": "df_ioms_reqb.Node0.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0x0F" + }, + { + "EventName": "df_ioms_reqb.Node1.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0x2F" + }, + { + "EventName": "df_ioms_reqb.Node2.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0x4F" + }, + { + "EventName": "df_ioms_reqb.Node3.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0x6F" + }, + { + "EventName": "df_ioms_reqb.Node4.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0x8F" + }, + { + "EventName": "df_ioms_reqb.Node5.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0xAF" + }, + { + "EventName": "df_ioms_reqb.Node6.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0xCF" + }, + { + "EventName": "df_ioms_reqb.Node7.pieiorequest", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Any DRAM transaction", + "UMask": "0xEF" + }, + { + "EventName": "df_ioms_reqb.Node0.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0x0E" + }, + { + "EventName": "df_ioms_reqb.Node1.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0x2E" + }, + { + "EventName": "df_ioms_reqb.Node2.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0x4E" + }, + { + "EventName": "df_ioms_reqb.Node3.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0x6E" + }, + { + "EventName": "df_ioms_reqb.Node4.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0x8E" + }, + { + "EventName": "df_ioms_reqb.Node5.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0xAE" + }, + { + "EventName": "df_ioms_reqb.Node6.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0xCE" + }, + { + "EventName": "df_ioms_reqb.Node7.piesystemmanagement", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered piesystemmanagement", + "UMask": "0xEE" + }, + { + "EventName": "df_ioms_reqb.Node0.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0x0D" + }, + { + "EventName": "df_ioms_reqb.Node1.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0x2D" + }, + { + "EventName": "df_ioms_reqb.Node2.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0x4D" + }, + { + "EventName": "df_ioms_reqb.Node3.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0x6D" + }, + { + "EventName": "df_ioms_reqb.Node4.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0x8D" + }, + { + "EventName": "df_ioms_reqb.Node5.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0xAD" + }, + { + "EventName": "df_ioms_reqb.Node6.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0xCD" + }, + { + "EventName": "df_ioms_reqb.Node7.pieinterrupt", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered pieinterrupt", + "UMask": "0xED" + }, + { + "EventName": "df_ioms_reqb.Node0.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0x0C" + }, + { + "EventName": "df_ioms_reqb.Node1.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0x2C" + }, + { + "EventName": "df_ioms_reqb.Node2.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0x4C" + }, + { + "EventName": "df_ioms_reqb.Node3.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0x6C" + }, + { + "EventName": "df_ioms_reqb.Node4.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0x8C" + }, + { + "EventName": "df_ioms_reqb.Node5.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0xAC" + }, + { + "EventName": "df_ioms_reqb.Node6.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0xCC" + }, + { + "EventName": "df_ioms_reqb.Node7.anyiotransaction", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered anyiotransaction", + "UMask": "0xEC" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0x0B" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0x2B" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0x4B" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0x6B" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0x8B" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0xAB" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0xCB" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanyatomic", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyatomic", + "UMask": "0xEB" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0x0A" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0x2A" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0x4A" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0x6A" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0x8A" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0xAA" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0xCA" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=64b", + "UMask": "0xEA" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0x09" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0x29" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0x49" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0x69" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0x89" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0xA9" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0xC9" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized>32band<64b", + "UMask": "0xE9" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0x08" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0x28" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0x48" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0x68" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0x88" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0xA8" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0xC8" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized=32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized=32b", + "UMask": "0xE8" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0x07" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0x27" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0x47" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0x67" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0x87" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0xA7" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0xC7" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanynon-postedwrsized<32b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanynon-postedwrsized<32b", + "UMask": "0xE7" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0x06" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0x26" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0x46" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0x66" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0x86" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0xA6" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0xC6" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized=64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=64b", + "UMask": "0xE6" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0x05" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0x25" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0x45" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0x65" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0x85" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0xA5" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0xC5" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized>32band<64b", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized>32band<64b", + "UMask": "0xE5" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0x04" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0x24" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0x44" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0x64" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0x84" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0xA4" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0xC4" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized=32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized=32", + "UMask": "0xE4" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0x03" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0x23" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0x43" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0x63" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0x83" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0xA3" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0xC3" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanypostedwrsized<32", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanypostedwrsized<32", + "UMask": "0xE3" + }, + { + "EventName": "df_ioms_reqb.Node0.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0x02" + }, + { + "EventName": "df_ioms_reqb.Node1.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0x22" + }, + { + "EventName": "df_ioms_reqb.Node2.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0x42" + }, + { + "EventName": "df_ioms_reqb.Node3.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0x62" + }, + { + "EventName": "df_ioms_reqb.Node4.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0x82" + }, + { + "EventName": "df_ioms_reqb.Node5.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0xA2" + }, + { + "EventName": "df_ioms_reqb.Node6.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0xC2" + }, + { + "EventName": "df_ioms_reqb.Node7.ioanyrdsized", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered ioanyrdsized", + "UMask": "0xE2" + }, + { + "EventName": "df_ioms_reqb.Node0.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0x01" + }, + { + "EventName": "df_ioms_reqb.Node1.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0x21" + }, + { + "EventName": "df_ioms_reqb.Node2.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0x41" + }, + { + "EventName": "df_ioms_reqb.Node3.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0x61" + }, + { + "EventName": "df_ioms_reqb.Node4.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0x81" + }, + { + "EventName": "df_ioms_reqb.Node5.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0xA1" + }, + { + "EventName": "df_ioms_reqb.Node6.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0xC1" + }, + { + "EventName": "df_ioms_reqb.Node7.iolargeread", + "EventCode": "0x109", + "BriefDescription": "Data Fabric CCM Performance Monitor Event DF IOMS Request Type B (IO and PIE Requests) Ordered iolargeread", + "UMask": "0xE1" + } +] + + Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/data-fabric.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/l3cache.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/l3cache.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/l3cache.json (revision 363589) @@ -0,0 +1,5411 @@ +[ + { + "EventName": "l3_request_g1.t0.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses ", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t1.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t2.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t3.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t4.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t5.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t6.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + + { + "EventName": "l3_request_g1.t7.s0.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t0.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t1.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t2.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t3.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t4.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t5.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t6.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t7.s1.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t0.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t1.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t2.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t3.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t4.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t5.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t6.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + + { + "EventName": "l3_request_g1.t7.s2.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t0.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t1.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t2.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t3.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t4.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t5.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t6.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t7.s3.wrsizednc", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3_request_g1.t0.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t1.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t2.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t3.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t4.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t5.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t6.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t7.s0.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t0.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t1.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t2.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t3.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t4.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t5.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t6.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t7.s1.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t0.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t1.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t2.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t3.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t4.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t5.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t6.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t7.s2.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t0.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t1.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t2.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t3.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t4.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t5.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t6.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t7.s3.wrsized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3_request_g1.t0.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t1.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t2.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t3.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t4.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t5.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t6.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t7.s0.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t0.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t1.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t2.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t3.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t4.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t5.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t6.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t7.s1.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + +{ + "EventName": "l3_request_g1.t0.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t1.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t2.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t3.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t4.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t5.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t6.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t7.s2.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + +{ + "EventName": "l3_request_g1.t0.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t1.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t2.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t3.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t4.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t5.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t6.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t7.s3.RdSizedNC", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3_request_g1.t0.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t1.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t2.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t3.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t4.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t5.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t6.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t7.s0.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t0.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t1.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t2.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t3.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t4.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t5.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t6.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t7.s1.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + +{ + "EventName": "l3_request_g1.t0.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t1.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t2.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t3.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t4.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t5.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t6.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t7.s2.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + +{ + "EventName": "l3_request_g1.t0.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t1.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t2.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t3.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t4.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t5.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t6.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t7.s3.RdSized", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3_request_g1.t0.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3_request_g1.t1.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t2.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t3.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t4.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t5.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t6.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t7.s0.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3_request_g1.t0.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3_request_g1.t1.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t2.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t3.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t4.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t5.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t6.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t7.s1.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + +{ + "EventName": "l3_request_g1.t0.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3_request_g1.t1.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t2.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t3.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t4.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t5.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t6.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t7.s2.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + +{ + "EventName": "l3_request_g1.t0.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3_request_g1.t1.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t2.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t3.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t4.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t5.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t6.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, +{ + "EventName": "l3_request_g1.t7.s3.caching", + "EventCode": "0x01", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Cache Accesses", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t0.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t1.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t2.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t3.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t4.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t5.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t6.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t7.s0.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + + { + "EventName": "l3fillvicreq.t0.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t1.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t2.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t3.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t4.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t5.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t6.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t7.s1.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + + + { + "EventName": "l3fillvicreq.t0.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t1.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t2.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t3.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t4.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t5.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t6.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t7.s2.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t0.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t1.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t2.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t3.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t4.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t5.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t6.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t7.s3.vicblk", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3fillvicreq.t0.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t1.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t2.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t3.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t4.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t5.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t6.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t7.s0.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + + { + "EventName": "l3fillvicreq.t0.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t1.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t2.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t3.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t4.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t5.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t6.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t7.s1.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t0.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t1.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t2.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t3.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t4.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t5.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t6.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t7.s2.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t0.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t1.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t2.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t3.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t4.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t5.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t6.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t7.s3.chgtox", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3fillvicreq.t0.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t1.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t2.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t3.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t4.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t5.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t6.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t7.s0.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + + { + "EventName": "l3fillvicreq.t0.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t1.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t2.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t3.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t4.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t5.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t6.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t7.s1.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t0.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t1.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t2.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t3.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t4.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t5.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t6.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t7.s2.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t0.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t1.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t2.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t3.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t4.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t5.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t6.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t7.s3.rdblkc_s_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3fillvicreq.t0.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t1.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t2.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t3.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t4.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t5.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t6.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t7.s0.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + + { + "EventName": "l3fillvicreq.t0.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t1.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t2.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t3.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t4.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t5.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t6.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t7.s1.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t0.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t1.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t2.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t3.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t4.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t5.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t6.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t7.s2.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t0.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t1.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t2.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t3.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t4.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t5.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t6.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t7.s3.rdblkc_s", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3fillvicreq.t0.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t1.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t2.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t3.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t4.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t5.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t6.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t7.s0.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + + { + "EventName": "l3fillvicreq.t0.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t1.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t2.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t3.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t4.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t5.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t6.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t7.s1.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t0.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t1.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t2.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t3.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t4.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t5.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t6.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t7.s2.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t0.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t1.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t2.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t3.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t4.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t5.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t6.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t7.s3.rdblkx_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3fillvicreq.t0.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t1.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t2.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t3.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t4.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t5.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t6.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t7.s0.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + + { + "EventName": "l3fillvicreq.t0.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t1.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t2.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t3.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t4.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t5.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t6.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t7.s1.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t0.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t1.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t2.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t3.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t4.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t5.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t6.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t7.s2.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t0.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t1.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t2.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t3.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t4.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t5.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t6.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t7.s3.rdblkx", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3fillvicreq.t0.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t1.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t2.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t3.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t4.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t5.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t6.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t7.s0.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + + { + "EventName": "l3fillvicreq.t0.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t1.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t2.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t3.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t4.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t5.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t6.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t7.s1.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t0.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t1.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t2.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t3.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t4.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t5.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t6.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t7.s2.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t0.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t1.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t2.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t3.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t4.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t5.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t6.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t7.s3.rdblkl_vic", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3fillvicreq.t0.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t1.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t2.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t3.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t4.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t5.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t6.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t7.s0.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + + { + "EventName": "l3fillvicreq.t0.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t1.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t2.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t3.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t4.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t5.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t6.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t7.s1.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t0.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t1.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t2.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t3.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t4.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t5.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t6.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t7.s2.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t0.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t1.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t2.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t3.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t4.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t5.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t6.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3fillvicreq.t7.s3.rdblkl", + "EventCode": "0x03", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 cache access types", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3combclstrstate", + "EventCode": "0x06", + "BriefDescription": "L3 Cache Performance Monitor Counters RequestMiss: L3 miss", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t0.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t1.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t2.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t3.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t4.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t5.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t6.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t7.s0.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x01" + }, + + { + "EventName": "l3victimstate.t0.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t1.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t2.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t3.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t4.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t5.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t6.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t7.s1.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t0.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t1.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t2.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t3.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t4.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t5.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t6.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t7.s2.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t0.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t1.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t2.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t3.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t4.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t5.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t6.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t7.s3.nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x01" + }, + { + "EventName": "l3victimstate.t0.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t1.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t2.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t3.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t4.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t5.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t6.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t7.s0.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x02" + }, + + { + "EventName": "l3victimstate.t0.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t1.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t2.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t3.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t4.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t5.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t6.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t7.s1.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t0.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t1.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t2.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t3.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t4.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t5.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t6.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t7.s2.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t0.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t1.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t2.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t3.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t4.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t5.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t6.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t7.s3.none_nol3victimline", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x02" + }, + { + "EventName": "l3victimstate.t0.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t1.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t2.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t3.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t4.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t5.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t6.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t7.s0.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x04" + }, + + { + "EventName": "l3victimstate.t0.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t1.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t2.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t3.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t4.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t5.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t6.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t7.s1.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t0.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t1.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t2.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t3.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t4.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t5.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t6.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t7.s2.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t0.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t1.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t2.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t3.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t4.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t5.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t6.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t7.s3.F_S", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x04" + }, + { + "EventName": "l3victimstate.t0.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t1.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t2.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t3.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t4.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t5.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t6.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t7.s0.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x08" + }, + + { + "EventName": "l3victimstate.t0.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t1.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t2.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t3.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t4.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t5.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t6.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t7.s1.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t0.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t1.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t2.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t3.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t4.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t5.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t6.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t7.s2.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t0.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t1.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t2.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t3.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t4.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t5.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t6.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t7.s3.o", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x08" + }, + { + "EventName": "l3victimstate.t0.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t1.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t2.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t3.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t4.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t5.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t6.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t7.s0.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x10" + }, + + { + "EventName": "l3victimstate.t0.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t1.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t2.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t3.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t4.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t5.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t6.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t7.s1.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t0.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t1.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t2.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t3.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t4.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t5.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t6.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t7.s2.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t0.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t1.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t2.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t3.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t4.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t5.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t6.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x10" + }, + { + "EventName": "l3victimstate.t7.s3.e_fe", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08" + }, + { + "EventName": "l3victimstate.t0.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t1.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t2.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t3.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t4.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t5.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t6.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t7.s0.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x20" + }, + + { + "EventName": "l3victimstate.t0.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t1.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t2.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t3.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t4.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t5.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t6.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t7.s1.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t0.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t1.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t2.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t3.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t4.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t5.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t6.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t7.s2.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t0.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t1.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t2.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t3.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t4.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t5.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t6.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t7.s3.m", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x20" + }, + { + "EventName": "l3victimstate.t0.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t1.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t2.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t3.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t4.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t5.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t6.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t7.s0.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x40" + }, + + { + "EventName": "l3victimstate.t0.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t1.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t2.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t3.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t4.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t5.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t6.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t7.s1.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t0.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t1.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t2.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t3.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t4.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t5.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t6.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t7.s2.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t0.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t1.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t2.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t3.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t4.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t5.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t6.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t7.s3.d", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x40" + }, + { + "EventName": "l3victimstate.t0.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t1.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t2.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t3.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t4.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t5.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t6.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t7.s0.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x01", + "UMask": "0x80" + }, + + { + "EventName": "l3victimstate.t0.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t1.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t2.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t3.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t4.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t5.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t6.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t7.s1.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x02", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t0.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t1.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t2.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t3.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t4.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t5.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t6.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t7.s2.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x04", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t0.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x01", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t1.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x02", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t2.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x04", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t3.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x08", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t4.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x10", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t5.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x20", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t6.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x40", + "L3SliceMask": "0x08", + "UMask": "0x80" + }, + { + "EventName": "l3victimstate.t7.s3.od", + "EventCode": "0x09", + "BriefDescription": "L3 Cache Performance Monitor Counters L3 Victim State", + "L3ThreadMask": "0x80", + "L3SliceMask": "0x08", + "UMask": "0x80" + } + +] + Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1/l3cache.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1 =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1 (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1 (revision 363589) Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen1 ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/branch.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/branch.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/branch.json (revision 363589) @@ -0,0 +1,52 @@ +[ + { + "EventName": "bp_l1_btb_correct", + "EventCode": "0x8a", + "BriefDescription": "L1 Branch Prediction Overrides Existing Prediction (speculative)." + }, + { + "EventName": "bp_l2_btb_correct", + "EventCode": "0x8b", + "BriefDescription": "L2 Branch Prediction Overrides Existing Prediction (speculative)." + }, + { + "EventName": "bp_dyn_ind_pred", + "EventCode": "0x8e", + "BriefDescription": "Dynamic Indirect Predictions.", + "PublicDescription": "Indirect Branch Prediction for potential multi-target branch (speculative)." + }, + { + "EventName": "bp_de_redirect", + "EventCode": "0x91", + "BriefDescription": "Decoder Overrides Existing Branch Prediction (speculative)." + }, + { + "EventName": "bp_l1_tlb_fetch_hit", + "EventCode": "0x94", + "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB.", + "UMask": "0xFF" + }, + { + "EventName": "bp_l1_tlb_fetch_hit.if1g", + "EventCode": "0x94", + "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 1GB page.", + "UMask": "0x4" + }, + { + "EventName": "bp_l1_tlb_fetch_hit.if2m", + "EventCode": "0x94", + "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 2MB page.", + "UMask": "0x2" + }, + { + "EventName": "bp_l1_tlb_fetch_hit.if4k", + "EventCode": "0x94", + "BriefDescription": "The number of instruction fetches that hit in the L1 ITLB. Instruction fetches to a 4KB page.", + "UMask": "0x1" + }, + { + "EventName": "bp_tlb_rel", + "EventCode": "0x99", + "BriefDescription": "The number of ITLB reload requests." + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/branch.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/cache.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/cache.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/cache.json (revision 363589) @@ -0,0 +1,338 @@ +[ + { + "EventName": "l2_request_g1.rd_blk_l", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache reads (including hardware and software prefetch).", + "UMask": "0x80" + }, + { + "EventName": "l2_request_g1.rd_blk_x", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache stores.", + "UMask": "0x40" + }, + { + "EventName": "l2_request_g1.ls_rd_blk_c_s", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache shared reads.", + "UMask": "0x20" + }, + { + "EventName": "l2_request_g1.cacheable_ic_read", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Instruction cache reads.", + "UMask": "0x10" + }, + { + "EventName": "l2_request_g1.change_to_x", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). Data cache state change requests. Request change to writable, check L2 for current state.", + "UMask": "0x8" + }, + { + "EventName": "l2_request_g1.prefetch_l2_cmd", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). PrefetchL2Cmd.", + "UMask": "0x4" + }, + { + "EventName": "l2_request_g1.l2_hw_pf", + "EventCode": "0x60", + "BriefDescription": "All L2 Cache Requests (Breakdown 1 - Common). L2 Prefetcher. All prefetches accepted by L2 pipeline, hit or miss. Types of PF and L2 hit/miss broken out in a separate perfmon event.", + "UMask": "0x2" + }, + { + "EventName": "l2_request_g1.group2", + "EventCode": "0x60", + "BriefDescription": "Miscellaneous events covered in more detail by l2_request_g2 (PMCx061).", + "UMask": "0x1" + }, + { + "EventName": "l2_request_g2.group1", + "EventCode": "0x61", + "BriefDescription": "Miscellaneous events covered in more detail by l2_request_g1 (PMCx060).", + "UMask": "0x80" + }, + { + "EventName": "l2_request_g2.ls_rd_sized", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized.", + "UMask": "0x40" + }, + { + "EventName": "l2_request_g2.ls_rd_sized_nc", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Data cache read sized non-cacheable.", + "UMask": "0x20" + }, + { + "EventName": "l2_request_g2.ic_rd_sized", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized.", + "UMask": "0x10" + }, + { + "EventName": "l2_request_g2.ic_rd_sized_nc", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Instruction cache read sized non-cacheable.", + "UMask": "0x8" + }, + { + "EventName": "l2_request_g2.smc_inval", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Self-modifying code invalidates.", + "UMask": "0x4" + }, + { + "EventName": "l2_request_g2.bus_locks_originator", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus locks.", + "UMask": "0x2" + }, + { + "EventName": "l2_request_g2.bus_locks_responses", + "EventCode": "0x61", + "BriefDescription": "All L2 Cache Requests (Breakdown 2 - Rare). Bus lock response.", + "UMask": "0x1" + }, + { + "EventName": "l2_latency.l2_cycles_waiting_on_fills", + "EventCode": "0x62", + "BriefDescription": "Total cycles spent waiting for L2 fills to complete from L3 or memory, divided by four. Event counts are for both threads. To calculate average latency, the number of fills from both threads must be used.", + "UMask": "0x1" + }, + { + "EventName": "l2_wcb_req.wcb_write", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB write requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) write requests.", + "UMask": "0x40" + }, + { + "EventName": "l2_wcb_req.wcb_close", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB close requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) close requests.", + "UMask": "0x20" + }, + { + "EventName": "l2_wcb_req.zero_byte_store", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB zero byte store requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) zero byte store requests.", + "UMask": "0x4" + }, + { + "EventName": "l2_wcb_req.cl_zero", + "EventCode": "0x63", + "BriefDescription": "LS to L2 WCB cache line zeroing requests. LS (Load/Store unit) to L2 WCB (Write Combining Buffer) cache line zeroing requests.", + "UMask": "0x1" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_cs", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache shared read hit in L2", + "UMask": "0x80" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_l_hit_x", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit in L2.", + "UMask": "0x40" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_l_hit_s", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache read hit on shared line in L2.", + "UMask": "0x20" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_x", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache store or state change hit in L2.", + "UMask": "0x10" + }, + { + "EventName": "l2_cache_req_stat.ls_rd_blk_c", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Data cache request miss in L2 (all types).", + "UMask": "0x8" + }, + { + "EventName": "l2_cache_req_stat.ic_fill_hit_x", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit modifiable line in L2.", + "UMask": "0x4" + }, + { + "EventName": "l2_cache_req_stat.ic_fill_hit_s", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache hit clean line in L2.", + "UMask": "0x2" + }, + { + "EventName": "l2_cache_req_stat.ic_fill_miss", + "EventCode": "0x64", + "BriefDescription": "Core to L2 cacheable request access status (not including L2 Prefetch). Instruction cache request miss in L2.", + "UMask": "0x1" + }, + { + "EventName": "l2_fill_pending.l2_fill_busy", + "EventCode": "0x6d", + "BriefDescription": "Cycles with fill pending from L2. Total cycles spent with one or more fill requests in flight from L2.", + "UMask": "0x1" + }, + { + "EventName": "l2_pf_hit_l2", + "EventCode": "0x70", + "BriefDescription": "L2 prefetch hit in L2.", + "UMask": "0xff" + }, + { + "EventName": "l2_pf_miss_l2_hit_l3", + "EventCode": "0x71", + "BriefDescription": "L2 prefetcher hits in L3. Counts all L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3.", + "UMask": "0xff" + }, + { + "EventName": "l2_pf_miss_l2_l3", + "EventCode": "0x72", + "BriefDescription": "L2 prefetcher misses in L3. All L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches.", + "UMask": "0xff" + }, + { + "EventName": "ic_fw32", + "EventCode": "0x80", + "BriefDescription": "The number of 32B fetch windows transferred from IC pipe to DE instruction decoder (includes non-cacheable and cacheable fill responses)." + }, + { + "EventName": "ic_fw32_miss", + "EventCode": "0x81", + "BriefDescription": "The number of 32B fetch windows tried to read the L1 IC and missed in the full tag." + }, + { + "EventName": "ic_cache_fill_l2", + "EventCode": "0x82", + "BriefDescription": "The number of 64 byte instruction cache line was fulfilled from the L2 cache." + }, + { + "EventName": "ic_cache_fill_sys", + "EventCode": "0x83", + "BriefDescription": "The number of 64 byte instruction cache line fulfilled from system memory or another cache." + }, + { + "EventName": "bp_l1_tlb_miss_l2_hit", + "EventCode": "0x84", + "BriefDescription": "The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB." + }, + { + "EventName": "bp_l1_tlb_miss_l2_tlb_miss", + "EventCode": "0x85", + "BriefDescription": "The number of instruction fetches that miss in both the L1 and L2 TLBs.", + "UMask": "0xff" + }, + { + "EventName": "bp_l1_tlb_miss_l2_tlb_miss.if1g", + "EventCode": "0x85", + "BriefDescription": "The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 1GB page.", + "UMask": "0x4" + }, + { + "EventName": "bp_l1_tlb_miss_l2_tlb_miss.if2m", + "EventCode": "0x85", + "BriefDescription": "The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 2MB page.", + "UMask": "0x2" + }, + { + "EventName": "bp_l1_tlb_miss_l2_tlb_miss.if4k", + "EventCode": "0x85", + "BriefDescription": "The number of instruction fetches that miss in both the L1 and L2 TLBs. Instruction fetches to a 4KB page.", + "UMask": "0x1" + }, + { + "EventName": "bp_snp_re_sync", + "EventCode": "0x86", + "BriefDescription": "The number of pipeline restarts caused by invalidating probes that hit on the instruction stream currently being executed. This would happen if the active instruction stream was being modified by another processor in an MP system - typically a highly unlikely event." + }, + { + "EventName": "ic_fetch_stall.ic_stall_any", + "EventCode": "0x87", + "BriefDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle for any reason (nothing valid in pipe ICM1).", + "UMask": "0x4" + }, + { + "EventName": "ic_fetch_stall.ic_stall_dq_empty", + "EventCode": "0x87", + "BriefDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to DQ empty.", + "UMask": "0x2" + }, + { + "EventName": "ic_fetch_stall.ic_stall_back_pressure", + "EventCode": "0x87", + "BriefDescription": "Instruction Pipe Stall. IC pipe was stalled during this clock cycle (including IC to OC fetches) due to back-pressure.", + "UMask": "0x1" + }, + { + "EventName": "ic_cache_inval.l2_invalidating_probe", + "EventCode": "0x8c", + "BriefDescription": "IC line invalidated due to L2 invalidating probe (external or LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.", + "UMask": "0x2" + }, + { + "EventName": "ic_cache_inval.fill_invalidated", + "EventCode": "0x8c", + "BriefDescription": "IC line invalidated due to overwriting fill response. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying code), either from the other thread of the core or another core.", + "UMask": "0x1" + }, + { + "EventName": "ic_oc_mode_switch.oc_ic_mode_switch", + "EventCode": "0x28a", + "BriefDescription": "OC Mode Switch. OC to IC mode switch.", + "UMask": "0x2" + }, + { + "EventName": "ic_oc_mode_switch.ic_oc_mode_switch", + "EventCode": "0x28a", + "BriefDescription": "OC Mode Switch. IC to OC mode switch.", + "UMask": "0x1" + }, + { + "EventName": "l3_request_g1.caching_l3_cache_accesses", + "EventCode": "0x01", + "BriefDescription": "Caching: L3 cache accesses", + "UMask": "0x80", + "Unit": "L3PMC" + }, + { + "EventName": "l3_lookup_state.all_l3_req_typs", + "EventCode": "0x04", + "BriefDescription": "All L3 Request Types", + "UMask": "0xff", + "Unit": "L3PMC" + }, + { + "EventName": "l3_comb_clstr_state.other_l3_miss_typs", + "EventCode": "0x06", + "BriefDescription": "Other L3 Miss Request Types", + "UMask": "0xfe", + "Unit": "L3PMC" + }, + { + "EventName": "l3_comb_clstr_state.request_miss", + "EventCode": "0x06", + "BriefDescription": "L3 cache misses", + "UMask": "0x01", + "Unit": "L3PMC" + }, + { + "EventName": "xi_sys_fill_latency", + "EventCode": "0x90", + "BriefDescription": "L3 Cache Miss Latency. Total cycles for all transactions divided by 16. Ignores SliceMask and ThreadMask.", + "UMask": "0x00", + "Unit": "L3PMC" + }, + { + "EventName": "xi_ccx_sdp_req1.all_l3_miss_req_typs", + "EventCode": "0x9A", + "BriefDescription": "All L3 Miss Request Types. Ignores SliceMask and ThreadMask.", + "UMask": "0x3f", + "Unit": "L3PMC" + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/cache.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/core.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/core.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/core.json (revision 363589) @@ -0,0 +1,130 @@ +[ + { + "EventName": "ex_ret_instr", + "EventCode": "0xc0", + "BriefDescription": "Retired Instructions." + }, + { + "EventName": "ex_ret_cops", + "EventCode": "0xc1", + "BriefDescription": "Retired Uops.", + "PublicDescription": "The number of micro-ops retired. This count includes all processor activity (instructions, exceptions, interrupts, microcode assists, etc.). The number of events logged per cycle can vary from 0 to 8." + }, + { + "EventName": "ex_ret_brn", + "EventCode": "0xc2", + "BriefDescription": "Retired Branch Instructions.", + "PublicDescription": "The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts." + }, + { + "EventName": "ex_ret_brn_misp", + "EventCode": "0xc3", + "BriefDescription": "Retired Branch Instructions Mispredicted.", + "PublicDescription": "The number of branch instructions retired, of any type, that were not correctly predicted. This includes those for which prediction is not attempted (far control transfers, exceptions and interrupts)." + }, + { + "EventName": "ex_ret_brn_tkn", + "EventCode": "0xc4", + "BriefDescription": "Retired Taken Branch Instructions.", + "PublicDescription": "The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts." + }, + { + "EventName": "ex_ret_brn_tkn_misp", + "EventCode": "0xc5", + "BriefDescription": "Retired Taken Branch Instructions Mispredicted.", + "PublicDescription": "The number of retired taken branch instructions that were mispredicted." + }, + { + "EventName": "ex_ret_brn_far", + "EventCode": "0xc6", + "BriefDescription": "Retired Far Control Transfers.", + "PublicDescription": "The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction." + }, + { + "EventName": "ex_ret_brn_resync", + "EventCode": "0xc7", + "BriefDescription": "Retired Branch Resyncs.", + "PublicDescription": "The number of resync branches. These reflect pipeline restarts due to certain microcode assists and events such as writes to the active instruction stream, among other things. Each occurrence reflects a restart penalty similar to a branch mispredict. This is relatively rare." + }, + { + "EventName": "ex_ret_near_ret", + "EventCode": "0xc8", + "BriefDescription": "Retired Near Returns.", + "PublicDescription": "The number of near return instructions (RET or RET Iw) retired." + }, + { + "EventName": "ex_ret_near_ret_mispred", + "EventCode": "0xc9", + "BriefDescription": "Retired Near Returns Mispredicted.", + "PublicDescription": "The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction." + }, + { + "EventName": "ex_ret_brn_ind_misp", + "EventCode": "0xca", + "BriefDescription": "Retired Indirect Branch Instructions Mispredicted." + }, + { + "EventName": "ex_ret_mmx_fp_instr.sse_instr", + "EventCode": "0xcb", + "BriefDescription": "SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX).", + "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. SSE instructions (SSE, SSE2, SSE3, SSSE3, SSE4A, SSE41, SSE42, AVX).", + "UMask": "0x4" + }, + { + "EventName": "ex_ret_mmx_fp_instr.mmx_instr", + "EventCode": "0xcb", + "BriefDescription": "MMX instructions.", + "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. MMX instructions.", + "UMask": "0x2" + }, + { + "EventName": "ex_ret_mmx_fp_instr.x87_instr", + "EventCode": "0xcb", + "BriefDescription": "x87 instructions.", + "PublicDescription": "The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPS. x87 instructions.", + "UMask": "0x1" + }, + { + "EventName": "ex_ret_cond", + "EventCode": "0xd1", + "BriefDescription": "Retired Conditional Branch Instructions." + }, + { + "EventName": "ex_ret_cond_misp", + "EventCode": "0xd2", + "BriefDescription": "Retired Conditional Branch Instructions Mispredicted." + }, + { + "EventName": "ex_div_busy", + "EventCode": "0xd3", + "BriefDescription": "Div Cycles Busy count." + }, + { + "EventName": "ex_div_count", + "EventCode": "0xd4", + "BriefDescription": "Div Op Count." + }, + { + "EventName": "ex_tagged_ibs_ops.ibs_count_rollover", + "EventCode": "0x1cf", + "BriefDescription": "Tagged IBS Ops. Number of times an op could not be tagged by IBS because of a previous tagged op that has not retired.", + "UMask": "0x4" + }, + { + "EventName": "ex_tagged_ibs_ops.ibs_tagged_ops_ret", + "EventCode": "0x1cf", + "BriefDescription": "Tagged IBS Ops. Number of Ops tagged by IBS that retired.", + "UMask": "0x2" + }, + { + "EventName": "ex_tagged_ibs_ops.ibs_tagged_ops", + "EventCode": "0x1cf", + "BriefDescription": "Tagged IBS Ops. Number of Ops tagged by IBS.", + "UMask": "0x1" + }, + { + "EventName": "ex_ret_fus_brnch_inst", + "EventCode": "0x1d0", + "BriefDescription": "Retired Fused Instructions. The number of fuse-branch instructions retired per cycle. The number of events logged per cycle can vary from 0-8.", + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/core.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/floating-point.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/floating-point.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/floating-point.json (revision 363589) @@ -0,0 +1,140 @@ +[ + { + "EventName": "fpu_pipe_assignment.total", + "EventCode": "0x00", + "BriefDescription": "Total number of fp uOps.", + "PublicDescription": "Total number of fp uOps. The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS.", + "UMask": "0xf" + }, + { + "EventName": "fpu_pipe_assignment.total3", + "EventCode": "0x00", + "BriefDescription": "Total number uOps assigned to pipe 3.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one-cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 3.", + "UMask": "0x8" + }, + { + "EventName": "fpu_pipe_assignment.total2", + "EventCode": "0x00", + "BriefDescription": "Total number uOps assigned to pipe 2.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 2.", + "UMask": "0x4" + }, + { + "EventName": "fpu_pipe_assignment.total1", + "EventCode": "0x00", + "BriefDescription": "Total number uOps assigned to pipe 1.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 1.", + "UMask": "0x2" + }, + { + "EventName": "fpu_pipe_assignment.total0", + "EventCode": "0x00", + "BriefDescription": "Total number of fp uOps on pipe 0.", + "PublicDescription": "The number of operations (uOps) dispatched to each of the 4 FPU execution pipelines. This event reflects how busy the FPU pipelines are and may be used for workload characterization. This includes all operations performed by x87, MMX, and SSE instructions, including moves. Each increment represents a one- cycle dispatch event. This event is a speculative event. Since this event includes non-numeric operations it is not suitable for measuring MFLOPS. Total number uOps assigned to pipe 0.", + "UMask": "0x1" + }, + { + "EventName": "fp_ret_sse_avx_ops.all", + "EventCode": "0x03", + "BriefDescription": "All FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.", + "UMask": "0xff" + }, + { + "EventName": "fp_ret_sse_avx_ops.mac_flops", + "EventCode": "0x03", + "BriefDescription": "Multiply-add FLOPS. Multiply-add counts as 2 FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.", + "PublicDescription": "", + "UMask": "0x8" + }, + { + "EventName": "fp_ret_sse_avx_ops.div_flops", + "EventCode": "0x03", + "BriefDescription": "Divide/square root FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.", + "UMask": "0x4" + }, + { + "EventName": "fp_ret_sse_avx_ops.mult_flops", + "EventCode": "0x03", + "BriefDescription": "Multiply FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.", + "UMask": "0x2" + }, + { + "EventName": "fp_ret_sse_avx_ops.add_sub_flops", + "EventCode": "0x03", + "BriefDescription": "Add/subtract FLOPS. This is a retire-based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15.", + "UMask": "0x1" + }, + { + "EventName": "fp_num_mov_elim_scal_op.optimized", + "EventCode": "0x04", + "BriefDescription": "Number of Scalar Ops optimized. This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.", + "UMask": "0x8" + }, + { + "EventName": "fp_num_mov_elim_scal_op.opt_potential", + "EventCode": "0x04", + "BriefDescription": "Number of Ops that are candidates for optimization (have Z-bit either set or pass). This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.", + "UMask": "0x4" + }, + { + "EventName": "fp_num_mov_elim_scal_op.sse_mov_ops_elim", + "EventCode": "0x04", + "BriefDescription": "Number of SSE Move Ops eliminated. This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.", + "UMask": "0x2" + }, + { + "EventName": "fp_num_mov_elim_scal_op.sse_mov_ops", + "EventCode": "0x04", + "BriefDescription": "Number of SSE Move Ops. This is a dispatch based speculative event, and is useful for measuring the effectiveness of the Move elimination and Scalar code optimization schemes.", + "UMask": "0x1" + }, + { + "EventName": "fp_retired_ser_ops.sse_bot_ret", + "EventCode": "0x05", + "BriefDescription": "SSE bottom-executing uOps retired. The number of serializing Ops retired.", + "UMask": "0x8" + }, + { + "EventName": "fp_retired_ser_ops.sse_ctrl_ret", + "EventCode": "0x05", + "BriefDescription": "The number of serializing Ops retired. SSE control word mispredict traps due to mispredictions in RC, FTZ or DAZ, or changes in mask bits.", + "UMask": "0x4" + }, + { + "EventName": "fp_retired_ser_ops.x87_bot_ret", + "EventCode": "0x05", + "BriefDescription": "x87 bottom-executing uOps retired. The number of serializing Ops retired.", + "UMask": "0x2" + }, + { + "EventName": "fp_retired_ser_ops.x87_ctrl_ret", + "EventCode": "0x05", + "BriefDescription": "x87 control word mispredict traps due to mispredictions in RC or PC, or changes in mask bits. The number of serializing Ops retired.", + "UMask": "0x1" + }, + { + "EventName": "fp_disp_faults.ymm_spill_fault", + "EventCode": "0x0e", + "BriefDescription": "Floating Point Dispatch Faults. YMM spill fault.", + "UMask": "0x8" + }, + { + "EventName": "fp_disp_faults.ymm_fill_fault", + "EventCode": "0x0e", + "BriefDescription": "Floating Point Dispatch Faults. YMM fill fault.", + "UMask": "0x4" + }, + { + "EventName": "fp_disp_faults.xmm_fill_fault", + "EventCode": "0x0e", + "BriefDescription": "Floating Point Dispatch Faults. XMM fill fault.", + "UMask": "0x2" + }, + { + "EventName": "fp_disp_faults.x87_fill_fault", + "EventCode": "0x0e", + "BriefDescription": "Floating Point Dispatch Faults. x87 fill fault.", + "UMask": "0x1" + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/floating-point.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/memory.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/memory.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/memory.json (revision 363589) @@ -0,0 +1,341 @@ +[ + { + "EventName": "ls_bad_status2.stli_other", + "EventCode": "0x24", + "BriefDescription": "Non-forwardable conflict; used to reduce STLI's via software. All reasons. Store To Load Interlock (STLI) are loads that were unable to complete because of a possible match with an older store, and the older store could not do STLF for some reason.", + "PublicDescription" : "Store-to-load conflicts: A load was unable to complete due to a non-forwardable conflict with an older store. Most commonly, a load's address range partially but not completely overlaps with an uncompleted older store. Software can avoid this problem by using same-size and same-alignment loads and stores when accessing the same data. Vector/SIMD code is particularly susceptible to this problem; software should construct wide vector stores by manipulating vector elements in registers using shuffle/blend/swap instructions prior to storing to memory, instead of using narrow element-by-element stores.", + "UMask": "0x2" + }, + { + "EventName": "ls_locks.spec_lock_hi_spec", + "EventCode": "0x25", + "BriefDescription": "Retired lock instructions. High speculative cacheable lock speculation succeeded.", + "UMask": "0x8" + }, + { + "EventName": "ls_locks.spec_lock_lo_spec", + "EventCode": "0x25", + "BriefDescription": "Retired lock instructions. Low speculative cacheable lock speculation succeeded.", + "UMask": "0x4" + }, + { + "EventName": "ls_locks.non_spec_lock", + "EventCode": "0x25", + "BriefDescription": "Retired lock instructions. Non-speculative lock succeeded.", + "UMask": "0x2" + }, + { + "EventName": "ls_locks.bus_lock", + "EventCode": "0x25", + "BriefDescription": "Retired lock instructions. Bus lock when a locked operations crosses a cache boundary or is done on an uncacheable memory type. Comparable to legacy bus lock.", + "UMask": "0x1" + }, + { + "EventName": "ls_ret_cl_flush", + "EventCode": "0x26", + "BriefDescription": "Number of retired CLFLUSH instructions." + }, + { + "EventName": "ls_ret_cpuid", + "EventCode": "0x27", + "BriefDescription": "Number of retired CPUID instructions." + }, + { + "EventName": "ls_dispatch.ld_st_dispatch", + "EventCode": "0x29", + "BriefDescription": "Dispatch of a single op that performs a load from and store to the same memory address. Number of single ops that do load/store to an address.", + "UMask": "0x4" + }, + { + "EventName": "ls_dispatch.store_dispatch", + "EventCode": "0x29", + "BriefDescription": "Number of stores dispatched. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.", + "UMask": "0x2" + }, + { + "EventName": "ls_dispatch.ld_dispatch", + "EventCode": "0x29", + "BriefDescription": "Number of loads dispatched. Counts the number of operations dispatched to the LS unit. Unit Masks ADDed.", + "UMask": "0x1" + }, + { + "EventName": "ls_smi_rx", + "EventCode": "0x2B", + "BriefDescription": "Number of SMIs received." + }, + { + "EventName": "ls_int_taken", + "EventCode": "0x2C", + "BriefDescription": "Number of interrupts taken." + }, + { + "EventName": "ls_rdtsc", + "EventCode": "0x2D", + "BriefDescription": "Number of reads of the TSC (RDTSC instructions). The count is speculative." + }, + { + "EventName": "ls_stlf", + "EventCode": "0x35", + "BriefDescription": "Number of STLF hits." + }, + { + "EventName": "ls_st_commit_cancel2.st_commit_cancel_wcb_full", + "EventCode": "0x37", + "BriefDescription": "A non-cacheable store and the non-cacheable commit buffer is full." + }, + { + "EventName": "ls_dc_accesses", + "EventCode": "0x40", + "BriefDescription": "Number of accesses to the dcache for load/store references.", + "PublicDescription": "The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event." + }, + { + "EventName": "ls_mab_alloc.dc_prefetcher", + "EventCode": "0x41", + "BriefDescription": "LS MAB Allocates by Type. DC prefetcher.", + "UMask": "0x8" + }, + { + "EventName": "ls_mab_alloc.stores", + "EventCode": "0x41", + "BriefDescription": "LS MAB Allocates by Type. Stores.", + "UMask": "0x2" + }, + { + "EventName": "ls_mab_alloc.loads", + "EventCode": "0x41", + "BriefDescription": "LS MAB Allocates by Type. Loads.", + "UMask": "0x1" + }, + { + "EventName": "ls_refills_from_sys.ls_mabresp_rmt_dram", + "EventCode": "0x43", + "BriefDescription": "Demand Data Cache Fills by Data Source. DRAM or IO from different die.", + "UMask": "0x40" + }, + { + "EventName": "ls_refills_from_sys.ls_mabresp_rmt_cache", + "EventCode": "0x43", + "BriefDescription": "Demand Data Cache Fills by Data Source. Hit in cache; Remote CCX and the address's Home Node is on a different die.", + "UMask": "0x10" + }, + { + "EventName": "ls_refills_from_sys.ls_mabresp_lcl_dram", + "EventCode": "0x43", + "BriefDescription": "Demand Data Cache Fills by Data Source. DRAM or IO from this thread's die.", + "UMask": "0x8" + }, + { + "EventName": "ls_refills_from_sys.ls_mabresp_lcl_cache", + "EventCode": "0x43", + "BriefDescription": "Demand Data Cache Fills by Data Source. Hit in cache; local CCX (not Local L2), or Remote CCX and the address's Home Node is on this thread's die.", + "UMask": "0x2" + }, + { + "EventName": "ls_refills_from_sys.ls_mabresp_lcl_l2", + "EventCode": "0x43", + "BriefDescription": "Demand Data Cache Fills by Data Source. Local L2 hit.", + "UMask": "0x1" + }, + { + "EventName": "ls_l1_d_tlb_miss.all", + "EventCode": "0x45", + "BriefDescription": "All L1 DTLB Misses or Reloads.", + "UMask": "0xff" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload to a 1G page that miss in the L2 TLB.", + "UMask": "0x80" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload to a 2M page that miss in the L2 TLB.", + "UMask": "0x40" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_coalesced_page_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload coalesced page miss.", + "UMask": "0x20" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload to a 4K page that miss the L2 TLB.", + "UMask": "0x10" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload to a 1G page that hit in the L2 TLB.", + "UMask": "0x8" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload to a 2M page that hit in the L2 TLB.", + "UMask": "0x4" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_coalesced_page_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload hit a coalesced page.", + "UMask": "0x2" + }, + { + "EventName": "ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit", + "EventCode": "0x45", + "BriefDescription": "L1 DTLB Miss. DTLB reload to a 4K page that hit in the L2 TLB.", + "UMask": "0x1" + }, + { + "EventName": "ls_tablewalker.iside", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks on I-side.", + "UMask": "0xc" + }, + { + "EventName": "ls_tablewalker.ic_type1", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks IC Type 1.", + "UMask": "0x8" + }, + { + "EventName": "ls_tablewalker.ic_type0", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks IC Type 0.", + "UMask": "0x4" + }, + { + "EventName": "ls_tablewalker.dside", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks on D-side.", + "UMask": "0x3" + }, + { + "EventName": "ls_tablewalker.dc_type1", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks DC Type 1.", + "UMask": "0x2" + }, + { + "EventName": "ls_tablewalker.dc_type0", + "EventCode": "0x46", + "BriefDescription": "Total Page Table Walks DC Type 0.", + "UMask": "0x1" + }, + { + "EventName": "ls_misal_accesses", + "EventCode": "0x47", + "BriefDescription": "Misaligned loads." + }, + { + "EventName": "ls_pref_instr_disp", + "EventCode": "0x4b", + "BriefDescription": "Software Prefetch Instructions Dispatched (Speculative).", + "UMask": "0xff" + }, + { + "EventName": "ls_pref_instr_disp.prefetch_nta", + "EventCode": "0x4b", + "BriefDescription": "Software Prefetch Instructions Dispatched (Speculative). PrefetchNTA instruction. See docAPM3 PREFETCHlevel.", + "UMask": "0x4" + }, + { + "EventName": "ls_pref_instr_disp.prefetch_w", + "EventCode": "0x4b", + "BriefDescription": "Software Prefetch Instructions Dispatched (Speculative). See docAPM3 PREFETCHW.", + "UMask": "0x2" + }, + { + "EventName": "ls_pref_instr_disp.prefetch", + "EventCode": "0x4b", + "BriefDescription": "Software Prefetch Instructions Dispatched (Speculative). Prefetch_T0_T1_T2. PrefetchT0, T1 and T2 instructions. See docAPM3 PREFETCHlevel.", + "UMask": "0x1" + }, + { + "EventName": "ls_inef_sw_pref.mab_mch_cnt", + "EventCode": "0x52", + "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a match on an already-allocated miss request buffer.", + "UMask": "0x2" + }, + { + "EventName": "ls_inef_sw_pref.data_pipe_sw_pf_dc_hit", + "EventCode": "0x52", + "BriefDescription": "The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a DC hit.", + "UMask": "0x1" + }, + { + "EventName": "ls_sw_pf_dc_fill.ls_mabresp_rmt_dram", + "EventCode": "0x59", + "BriefDescription": "Software Prefetch Data Cache Fills by Data Source. From DRAM (home node remote).", + "UMask": "0x40" + }, + { + "EventName": "ls_sw_pf_dc_fill.ls_mabresp_rmt_cache", + "EventCode": "0x59", + "BriefDescription": "Software Prefetch Data Cache Fills by Data Source. From another cache (home node remote).", + "UMask": "0x10" + }, + { + "EventName": "ls_sw_pf_dc_fill.ls_mabresp_lcl_dram", + "EventCode": "0x59", + "BriefDescription": "Software Prefetch Data Cache Fills by Data Source. DRAM or IO from this thread's die. From DRAM (home node local).", + "UMask": "0x8" + }, + { + "EventName": "ls_sw_pf_dc_fill.ls_mabresp_lcl_cache", + "EventCode": "0x59", + "BriefDescription": "Software Prefetch Data Cache Fills by Data Source. From another cache (home node local).", + "UMask": "0x2" + }, + { + "EventName": "ls_sw_pf_dc_fill.ls_mabresp_lcl_l2", + "EventCode": "0x59", + "BriefDescription": "Software Prefetch Data Cache Fills by Data Source. Local L2 hit.", + "UMask": "0x1" + }, + { + "EventName": "ls_hw_pf_dc_fill.ls_mabresp_rmt_dram", + "EventCode": "0x5A", + "BriefDescription": "Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home node remote).", + "UMask": "0x40" + }, + { + "EventName": "ls_hw_pf_dc_fill.ls_mabresp_rmt_cache", + "EventCode": "0x5A", + "BriefDescription": "Hardware Prefetch Data Cache Fills by Data Source. From another cache (home node remote).", + "UMask": "0x10" + }, + { + "EventName": "ls_hw_pf_dc_fill.ls_mabresp_lcl_dram", + "EventCode": "0x5A", + "BriefDescription": "Hardware Prefetch Data Cache Fills by Data Source. From DRAM (home node local).", + "UMask": "0x8" + }, + { + "EventName": "ls_hw_pf_dc_fill.ls_mabresp_lcl_cache", + "EventCode": "0x5A", + "BriefDescription": "Hardware Prefetch Data Cache Fills by Data Source. From another cache (home node local).", + "UMask": "0x2" + }, + { + "EventName": "ls_hw_pf_dc_fill.ls_mabresp_lcl_l2", + "EventCode": "0x5A", + "BriefDescription": "Hardware Prefetch Data Cache Fills by Data Source. Local L2 hit.", + "UMask": "0x1" + }, + { + "EventName": "ls_not_halted_cyc", + "EventCode": "0x76", + "BriefDescription": "Cycles not in Halt." + }, + { + "EventName": "ls_tlb_flush", + "EventCode": "0x78", + "BriefDescription": "All TLB Flushes" + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/memory.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/other.json =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/other.json (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/other.json (revision 363589) @@ -0,0 +1,115 @@ +[ + { + "EventName": "de_dis_uop_queue_empty_di0", + "EventCode": "0xa9", + "BriefDescription": "Cycles where the Micro-Op Queue is empty." + }, + { + "EventName": "de_dis_uops_from_decoder", + "EventCode": "0xaa", + "BriefDescription": "Ops dispatched from either the decoders, OpCache or both.", + "UMask": "0xff" + }, + { + "EventName": "de_dis_uops_from_decoder.opcache_dispatched", + "EventCode": "0xaa", + "BriefDescription": "Count of dispatched Ops from OpCache.", + "UMask": "0x2" + }, + { + "EventName": "de_dis_uops_from_decoder.decoder_dispatched", + "EventCode": "0xaa", + "BriefDescription": "Count of dispatched Ops from Decoder.", + "UMask": "0x1" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.fp_misc_rsrc_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. FP Miscellaneous resource unavailable. Applies to the recovery of mispredicts with FP ops.", + "UMask": "0x80" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.fp_sch_rsrc_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. FP scheduler resource stall. Applies to ops that use the FP scheduler.", + "UMask": "0x40" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.fp_reg_file_rsrc_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Floating point register file resource stall. Applies to all FP ops that have a destination register.", + "UMask": "0x20" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.taken_branch_buffer_rsrc_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Taken branch buffer resource stall.", + "UMask": "0x10" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.int_sched_misc_token_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Integer Scheduler miscellaneous resource stall.", + "UMask": "0x8" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.store_queue_token_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Store queue resource stall. Applies to all ops with store semantics.", + "UMask": "0x4" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.load_queue_token_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Load queue resource stall. Applies to all ops with load semantics.", + "UMask": "0x2" + }, + { + "EventName": "de_dis_dispatch_token_stalls1.int_phy_reg_file_token_stall", + "EventCode": "0xae", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. Integer Physical Register File resource stall. Applies to all ops that have an integer destination register.", + "UMask": "0x1" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.sc_agu_dispatch_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. SC AGU dispatch stall.", + "UMask": "0x40" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.retire_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. RETIRE Tokens unavailable.", + "UMask": "0x20" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.agsq_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. AGSQ Tokens unavailable.", + "UMask": "0x10" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alu_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALU tokens total unavailable.", + "UMask": "0x8" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alsq3_0_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ3_0_TokenStall.", + "UMask": "0x4" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alsq2_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 2 Tokens unavailable.", + "UMask": "0x2" + }, + { + "EventName": "de_dis_dispatch_token_stalls0.alsq1_token_stall", + "EventCode": "0xaf", + "BriefDescription": "Cycles where a dispatch group is valid but does not get dispatched due to a token stall. ALSQ 1 Tokens unavailable.", + "UMask": "0x1" + } +] Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2/other.json ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Added: svn:mime-type ## -0,0 +1 ## +text/plain \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2 =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2 (nonexistent) +++ stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2 (revision 363589) Property changes on: stable/12/lib/libpmc/pmu-events/arch/x86/amdzen2 ___________________________________________________________________ Added: fbsd:nokeywords ## -0,0 +1 ## +yes \ No newline at end of property Index: stable/12/lib/libpmc/pmu-events/arch/x86/mapfile.csv =================================================================== --- stable/12/lib/libpmc/pmu-events/arch/x86/mapfile.csv (revision 363588) +++ stable/12/lib/libpmc/pmu-events/arch/x86/mapfile.csv (revision 363589) @@ -1,45 +1,42 @@ Family-model,Version,Filename,EventType GenuineIntel-6-56,v5,broadwellde,core GenuineIntel-6-3D,v17,broadwell,core GenuineIntel-6-47,v17,broadwell,core GenuineIntel-6-4F,v10,broadwellx,core GenuineIntel-6-1C,v4,bonnell,core GenuineIntel-6-26,v4,bonnell,core GenuineIntel-6-27,v4,bonnell,core GenuineIntel-6-36,v4,bonnell,core GenuineIntel-6-35,v4,bonnell,core GenuineIntel-6-5C,v8,goldmont,core GenuineIntel-6-5F,v8,goldmont,core GenuineIntel-6-7A,v1,goldmontplus,core GenuineIntel-6-3C,v24,haswell,core GenuineIntel-6-45,v24,haswell,core GenuineIntel-6-46,v24,haswell,core GenuineIntel-6-3F,v17,haswellx,core GenuineIntel-6-3A,v18,ivybridge,core GenuineIntel-6-3E,v19,ivytown,core GenuineIntel-6-2D,v20,jaketown,core GenuineIntel-6-57,v9,knightslanding,core GenuineIntel-6-85,v9,knightslanding,core GenuineIntel-6-1E,v2,nehalemep,core GenuineIntel-6-1F,v2,nehalemep,core GenuineIntel-6-1A,v2,nehalemep,core GenuineIntel-6-2E,v2,nehalemex,core GenuineIntel-6-[4589]E,v24,skylake,core GenuineIntel-6-37,v13,silvermont,core GenuineIntel-6-4D,v13,silvermont,core GenuineIntel-6-4C,v13,silvermont,core GenuineIntel-6-2A,v15,sandybridge,core GenuineIntel-6-2C,v2,westmereep-dp,core GenuineIntel-6-25,v2,westmereep-sp,core GenuineIntel-6-2F,v2,westmereex,core GenuineIntel-6-55-[01234],v1,skylakex,core GenuineIntel-6-55-[56789ABCDEF],v1,cascadelakex,core GenuineIntel-6-7D,v1,icelake,core GenuineIntel-6-7E,v1,icelake,core GenuineIntel-6-86,v1,tremontx,core -AuthenticAMD-23-01,v1,amdfam17h,core -AuthenticAMD-23-02,v1,amdfam17h,core -AuthenticAMD-23-03,v1,amdfam17h,core -AuthenticAMD-23-04,v1,amdfam17h,core -AuthenticAMD-23-05,v1,amdfam17h,core -HygonGenuine-24-00,v1,amdfam17h,core +AuthenticAMD-23-[012][0-9A-F],v2,amdzen1,core +AuthenticAMD-23-[[:xdigit:]]+,v1,amdzen2,core +HygonGenuine-24-00,v2,amdzen1,core Index: stable/12 =================================================================== --- stable/12 (revision 363588) +++ stable/12 (revision 363589) Property changes on: stable/12 ___________________________________________________________________ Modified: svn:mergeinfo ## -0,0 +0,1 ## Merged /head:r363157