Changeset View
Changeset View
Standalone View
Standalone View
sys/compat/linuxkpi/common/include/linux/pci.h
| Show First 20 Lines • Show All 120 Lines • ▼ Show 20 Lines | |||||
| #define PCI_EXP_LNKCAP_SLS_5_0GB 0x02 /* Supported Link Speed 5.0GT/s */ | #define PCI_EXP_LNKCAP_SLS_5_0GB 0x02 /* Supported Link Speed 5.0GT/s */ | ||||
| #define PCI_EXP_LNKCAP_SLS_8_0GB 0x04 /* Supported Link Speed 8.0GT/s */ | #define PCI_EXP_LNKCAP_SLS_8_0GB 0x04 /* Supported Link Speed 8.0GT/s */ | ||||
| #define PCI_EXP_LNKCAP_SLS_16_0GB 0x08 /* Supported Link Speed 16.0GT/s */ | #define PCI_EXP_LNKCAP_SLS_16_0GB 0x08 /* Supported Link Speed 16.0GT/s */ | ||||
| #define PCI_EXP_LNKCAP_MLW 0x03f0 /* Maximum Link Width */ | #define PCI_EXP_LNKCAP_MLW 0x03f0 /* Maximum Link Width */ | ||||
| #define PCI_EXP_LNKCAP2_SLS_2_5GB 0x02 /* Supported Link Speed 2.5GT/s */ | #define PCI_EXP_LNKCAP2_SLS_2_5GB 0x02 /* Supported Link Speed 2.5GT/s */ | ||||
| #define PCI_EXP_LNKCAP2_SLS_5_0GB 0x04 /* Supported Link Speed 5.0GT/s */ | #define PCI_EXP_LNKCAP2_SLS_5_0GB 0x04 /* Supported Link Speed 5.0GT/s */ | ||||
| #define PCI_EXP_LNKCAP2_SLS_8_0GB 0x08 /* Supported Link Speed 8.0GT/s */ | #define PCI_EXP_LNKCAP2_SLS_8_0GB 0x08 /* Supported Link Speed 8.0GT/s */ | ||||
| #define PCI_EXP_LNKCAP2_SLS_16_0GB 0x10 /* Supported Link Speed 16.0GT/s */ | #define PCI_EXP_LNKCAP2_SLS_16_0GB 0x10 /* Supported Link Speed 16.0GT/s */ | ||||
| #define PCI_EXP_LNKCTL2_TLS 0x000f | |||||
| #define PCI_EXP_LNKCTL2_TLS_2_5GT 0x0001 /* Supported Speed 2.5GT/s */ | |||||
| #define PCI_EXP_LNKCTL2_TLS_5_0GT 0x0002 /* Supported Speed 5GT/s */ | |||||
| #define PCI_EXP_LNKCTL2_TLS_8_0GT 0x0003 /* Supported Speed 8GT/s */ | |||||
| #define PCI_EXP_LNKCTL2_TLS_16_0GT 0x0004 /* Supported Speed 16GT/s */ | |||||
| #define PCI_EXP_LNKCTL2_TLS_32_0GT 0x0005 /* Supported Speed 32GT/s */ | |||||
| #define PCI_EXP_LNKCTL2_ENTER_COMP 0x0010 /* Enter Compliance */ | |||||
| #define PCI_EXP_LNKCTL2_TX_MARGIN 0x0380 /* Transmit Margin */ | |||||
| #define PCI_EXP_LNKCTL_HAWD PCIEM_LINK_CTL_HAWD | #define PCI_EXP_LNKCTL_HAWD PCIEM_LINK_CTL_HAWD | ||||
| #define PCI_EXP_LNKCAP_CLKPM 0x00040000 | #define PCI_EXP_LNKCAP_CLKPM 0x00040000 | ||||
| #define PCI_EXP_DEVSTA_TRPND 0x0020 | #define PCI_EXP_DEVSTA_TRPND 0x0020 | ||||
| #define IORESOURCE_MEM (1 << SYS_RES_MEMORY) | #define IORESOURCE_MEM (1 << SYS_RES_MEMORY) | ||||
| #define IORESOURCE_IO (1 << SYS_RES_IOPORT) | #define IORESOURCE_IO (1 << SYS_RES_IOPORT) | ||||
| #define IORESOURCE_IRQ (1 << SYS_RES_IRQ) | #define IORESOURCE_IRQ (1 << SYS_RES_IRQ) | ||||
| ▲ Show 20 Lines • Show All 1,018 Lines • Show Last 20 Lines | |||||