Changeset View
Changeset View
Standalone View
Standalone View
sys/arm64/arm64/locore.S
Show First 20 Lines • Show All 729 Lines • ▼ Show 20 Lines | sctlr_clear: | ||||
.quad (SCTLR_EE | SCTLR_EOE | SCTLR_IESB | SCTLR_WXN | SCTLR_UMA | \ | .quad (SCTLR_EE | SCTLR_EOE | SCTLR_IESB | SCTLR_WXN | SCTLR_UMA | \ | ||||
SCTLR_ITD | SCTLR_A) | SCTLR_ITD | SCTLR_A) | ||||
LEND(start_mmu) | LEND(start_mmu) | ||||
ENTRY(abort) | ENTRY(abort) | ||||
b abort | b abort | ||||
END(abort) | END(abort) | ||||
.align 3 | |||||
init_pt_va: | |||||
.quad pagetable /* XXX: Keep page tables VA */ | |||||
.section .init_pagetable, "aw", %nobits | .section .init_pagetable, "aw", %nobits | ||||
.align PAGE_SHIFT | .align PAGE_SHIFT | ||||
/* | /* | ||||
* 6 initial tables (in the following order): | * 6 initial tables (in the following order): | ||||
* L2 for kernel (High addresses) | * L2 for kernel (High addresses) | ||||
* L1 for kernel | * L1 for kernel | ||||
* L0 for kernel | * L0 for kernel | ||||
* L1 bootstrap for user (Low addresses) | * L1 bootstrap for user (Low addresses) | ||||
Show All 17 Lines | pagetable_l0_ttbr0: | ||||
.globl pagetable_dmap | .globl pagetable_dmap | ||||
pagetable_dmap: | pagetable_dmap: | ||||
.space PAGE_SIZE * DMAP_TABLES | .space PAGE_SIZE * DMAP_TABLES | ||||
pagetable_end: | pagetable_end: | ||||
el2_pagetable: | el2_pagetable: | ||||
.space PAGE_SIZE | .space PAGE_SIZE | ||||
.globl init_pt_va | |||||
.align 4 | .align 4 | ||||
initstack: | initstack: | ||||
.space (PAGE_SIZE * KSTACK_PAGES) | .space (PAGE_SIZE * KSTACK_PAGES) | ||||
initstack_end: | initstack_end: | ||||
ENTRY(sigcode) | ENTRY(sigcode) | ||||
Show All 40 Lines |