Changeset View
Changeset View
Standalone View
Standalone View
sys/dev/ice/ice_controlq.h
| /* SPDX-License-Identifier: BSD-3-Clause */ | /* SPDX-License-Identifier: BSD-3-Clause */ | ||||
| /* Copyright (c) 2020, Intel Corporation | /* Copyright (c) 2021, Intel Corporation | ||||
| * All rights reserved. | * All rights reserved. | ||||
| * | * | ||||
| * Redistribution and use in source and binary forms, with or without | * Redistribution and use in source and binary forms, with or without | ||||
| * modification, are permitted provided that the following conditions are met: | * modification, are permitted provided that the following conditions are met: | ||||
| * | * | ||||
| * 1. Redistributions of source code must retain the above copyright notice, | * 1. Redistributions of source code must retain the above copyright notice, | ||||
| * this list of conditions and the following disclaimer. | * this list of conditions and the following disclaimer. | ||||
| * | * | ||||
| ▲ Show 20 Lines • Show All 44 Lines • ▼ Show 20 Lines | |||||
| /* Different control queue types: These are mainly for SW consumption. */ | /* Different control queue types: These are mainly for SW consumption. */ | ||||
| enum ice_ctl_q { | enum ice_ctl_q { | ||||
| ICE_CTL_Q_UNKNOWN = 0, | ICE_CTL_Q_UNKNOWN = 0, | ||||
| ICE_CTL_Q_ADMIN, | ICE_CTL_Q_ADMIN, | ||||
| ICE_CTL_Q_MAILBOX, | ICE_CTL_Q_MAILBOX, | ||||
| }; | }; | ||||
| /* Control Queue timeout settings - max delay 250ms */ | /* Control Queue timeout settings - max delay 1s */ | ||||
| #define ICE_CTL_Q_SQ_CMD_TIMEOUT 2500 /* Count 2500 times */ | #define ICE_CTL_Q_SQ_CMD_TIMEOUT 10000 /* Count 10000 times */ | ||||
| #define ICE_CTL_Q_SQ_CMD_USEC 100 /* Check every 100usec */ | #define ICE_CTL_Q_SQ_CMD_USEC 100 /* Check every 100usec */ | ||||
| #define ICE_CTL_Q_ADMIN_INIT_TIMEOUT 10 /* Count 10 times */ | #define ICE_CTL_Q_ADMIN_INIT_TIMEOUT 10 /* Count 10 times */ | ||||
| #define ICE_CTL_Q_ADMIN_INIT_MSEC 100 /* Check every 100msec */ | #define ICE_CTL_Q_ADMIN_INIT_MSEC 100 /* Check every 100msec */ | ||||
| struct ice_ctl_q_ring { | struct ice_ctl_q_ring { | ||||
| void *dma_head; /* Virtual address to DMA head */ | void *dma_head; /* Virtual address to DMA head */ | ||||
| struct ice_dma_mem desc_buf; /* descriptor ring memory */ | struct ice_dma_mem desc_buf; /* descriptor ring memory */ | ||||
| void *cmd_buf; /* command buffer memory */ | void *cmd_buf; /* command buffer memory */ | ||||
| ▲ Show 20 Lines • Show All 56 Lines • Show Last 20 Lines | |||||