Page MenuHomeFreeBSD
Differential D25894 Diff 75226 sys/x86/iommu/intel_ctx.c

Changeset View

Standalone View

View Options

sys/x86/iommu/intel_ctx.c

Show First 20 Lines • Show All 314 Lines • ▼ Show 20 Lines TAILQ_FOREACH_SAFE(entry, &rmrr_entries, unroll_link, entry1) {
} }
for (i = 0; i < size; i++) for (i = 0; i < size; i++)
vm_page_putfake(ma[i]); vm_page_putfake(ma[i]);
free(ma, M_TEMP); free(ma, M_TEMP);
} }
return (error); return (error);
} }
const struct iommu_domain_map_ops dmar_domain_map_ops = {
kibUnsubmitted
Not Done
Inline Actions

static const struct ... ?

kib: static const struct ... ?
.map = domain_map_buf,
.unmap = domain_unmap_buf,
};
static struct dmar_domain * static struct dmar_domain *
dmar_domain_alloc(struct dmar_unit *dmar, bool id_mapped) dmar_domain_alloc(struct dmar_unit *dmar, bool id_mapped)
{ {
struct iommu_domain *iodom; struct iommu_domain *iodom;
struct dmar_domain *domain; struct dmar_domain *domain;
int error, id, mgaw; int error, id, mgaw;
id = alloc_unr(dmar->domids); id = alloc_unr(dmar->domids);
if (id == -1) if (id == -1)
return (NULL); return (NULL);
domain = malloc(sizeof(*domain), M_DMAR_DOMAIN, M_WAITOK | M_ZERO); domain = malloc(sizeof(*domain), M_DMAR_DOMAIN, M_WAITOK | M_ZERO);
iodom = (struct iommu_domain *)domain; iodom = (struct iommu_domain *)domain;
domain->domain = id; domain->domain = id;
LIST_INIT(&domain->contexts); LIST_INIT(&domain->contexts);
RB_INIT(&domain->iodom.rb_root); RB_INIT(&domain->iodom.rb_root);
TAILQ_INIT(&domain->iodom.unload_entries); TAILQ_INIT(&domain->iodom.unload_entries);
TASK_INIT(&domain->iodom.unload_task, 0, dmar_domain_unload_task, TASK_INIT(&domain->iodom.unload_task, 0, dmar_domain_unload_task,
domain); domain);
mtx_init(&domain->iodom.lock, "dmardom", NULL, MTX_DEF); mtx_init(&domain->iodom.lock, "dmardom", NULL, MTX_DEF);
domain->dmar = dmar; domain->dmar = dmar;
domain->iodom.iommu = &dmar->iommu; domain->iodom.iommu = &dmar->iommu;
iodom->ops = &dmar_domain_map_ops;
/* /*
* For now, use the maximal usable physical address of the * For now, use the maximal usable physical address of the
* installed memory to calculate the mgaw on id_mapped domain. * installed memory to calculate the mgaw on id_mapped domain.
* It is useful for the identity mapping, and less so for the * It is useful for the identity mapping, and less so for the
* virtualized bus address space. * virtualized bus address space.
*/ */
domain->iodom.end = id_mapped ? ptoa(Maxmem) : BUS_SPACE_MAXADDR; domain->iodom.end = id_mapped ? ptoa(Maxmem) : BUS_SPACE_MAXADDR;
mgaw = dmar_maxaddr2mgaw(dmar, domain->iodom.end, !id_mapped); mgaw = dmar_maxaddr2mgaw(dmar, domain->iodom.end, !id_mapped);
▲ Show 20 Lines • Show All 484 Lines • ▼ Show 20 Linesdmar_domain_unload_emit_wait(struct dmar_domain *domain,
return (domain->batch_no++ % dmar_batch_coalesce == 0); return (domain->batch_no++ % dmar_batch_coalesce == 0);
} }
void void
dmar_domain_unload(struct dmar_domain *domain, dmar_domain_unload(struct dmar_domain *domain,
struct iommu_map_entries_tailq *entries, bool cansleep) struct iommu_map_entries_tailq *entries, bool cansleep)
{ {
struct dmar_unit *unit; struct dmar_unit *unit;
struct iommu_domain *iodom;
struct iommu_map_entry *entry, *entry1; struct iommu_map_entry *entry, *entry1;
int error; int error;
iodom = (struct iommu_domain *)domain;
unit = (struct dmar_unit *)domain->iodom.iommu; unit = (struct dmar_unit *)domain->iodom.iommu;
TAILQ_FOREACH_SAFE(entry, entries, dmamap_link, entry1) { TAILQ_FOREACH_SAFE(entry, entries, dmamap_link, entry1) {
KASSERT((entry->flags & IOMMU_MAP_ENTRY_MAP) != 0, KASSERT((entry->flags & IOMMU_MAP_ENTRY_MAP) != 0,
("not mapped entry %p %p", domain, entry)); ("not mapped entry %p %p", domain, entry));
error = domain_unmap_buf(domain, entry->start, entry->end - error = iodom->ops->unmap(iodom, entry->start, entry->end -
entry->start, cansleep ? IOMMU_PGF_WAITOK : 0); entry->start, cansleep ? IOMMU_PGF_WAITOK : 0);
KASSERT(error == 0, ("unmap %p error %d", domain, error)); KASSERT(error == 0, ("unmap %p error %d", domain, error));
if (!unit->qi_enabled) { if (!unit->qi_enabled) {
domain_flush_iotlb_sync(domain, entry->start, domain_flush_iotlb_sync(domain, entry->start,
entry->end - entry->start); entry->end - entry->start);
TAILQ_REMOVE(entries, entry, dmamap_link); TAILQ_REMOVE(entries, entry, dmamap_link);
dmar_domain_free_entry(entry, true); dmar_domain_free_entry(entry, true);
} }
▲ Show 20 Lines • Show All 90 Lines • Show Last 20 Lines