Changeset View
Changeset View
Standalone View
Standalone View
sys/boot/fdt/dts/arm/ea3250.dts
Show All 31 Lines | |||||
/ { | / { | ||||
model = "ea,LPC3250-KIT"; | model = "ea,LPC3250-KIT"; | ||||
compatible = "LPC3250-KIT"; | compatible = "LPC3250-KIT"; | ||||
#address-cells = <1>; | #address-cells = <1>; | ||||
#size-cells = <1>; | #size-cells = <1>; | ||||
aliases { | aliases { | ||||
soc = &soc; | soc = &soc; | ||||
pwr = &pwr; | |||||
gpio = &gpio; | |||||
watchdog = &watchdog; | |||||
serial4 = &serial4; | serial4 = &serial4; | ||||
}; | }; | ||||
cpus { | cpus { | ||||
#address-cells = <1>; | #address-cells = <1>; | ||||
#size-cells = <0>; | #size-cells = <0>; | ||||
cpu@0 { | cpu@0 { | ||||
Show All 17 Lines | / { | ||||
soc: ahb7@40000000 { | soc: ahb7@40000000 { | ||||
#address-cells = <1>; | #address-cells = <1>; | ||||
#size-cells = <1>; | #size-cells = <1>; | ||||
compatible = "simple-bus"; | compatible = "simple-bus"; | ||||
ranges = <0x0 0x40000000 0x10000000>; | ranges = <0x0 0x40000000 0x10000000>; | ||||
bus-frequency = <13000000>; | bus-frequency = <13000000>; | ||||
pwr@4000 { | pwr: pwr@4000 { | ||||
compatible = "lpc,pwr"; | compatible = "lpc,pwr"; | ||||
reg = <0x4000 0x4000>; | reg = <0x4000 0x4000>; | ||||
}; | }; | ||||
PIC: pic@8000 { | MIC: pic@8000 { | ||||
interrupt-controller; | interrupt-controller; | ||||
#address-cells = <0>; | #address-cells = <0>; | ||||
#interrupt-cells = <1>; | #interrupt-cells = <1>; | ||||
reg = <0x8000 0xc000>; | reg = <0x8000 0x1000>; | ||||
interrupts = <0>; | |||||
compatible = "lpc,pic"; | compatible = "lpc,pic"; | ||||
}; | }; | ||||
SIC1: pic@c000 { | |||||
interrupt-controller; | |||||
#address-cells = <0>; | |||||
#interrupt-cells = <1>; | |||||
reg = <0xc000 0x1000>; | |||||
interrupts = <0>; | |||||
compatible = "lpc,pic"; | |||||
}; | |||||
SIC2: pic@10000 { | |||||
interrupt-controller; | |||||
#address-cells = <0>; | |||||
#interrupt-cells = <1>; | |||||
reg = <0x10000 0x1000>; | |||||
interrupts = <0>; | |||||
compatible = "lpc,pic"; | |||||
}; | |||||
timer@44000 { | timer@44000 { | ||||
compatible = "lpc,timer"; | compatible = "lpc,timer"; | ||||
reg = <0x44000 0x4000 | reg = <0x44000 0x4000 | ||||
0x4c000 0x4000>; | 0x4c000 0x4000>; | ||||
interrupts = <16 17>; | interrupts = <16 17>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
rtc@24000 { | rtc@24000 { | ||||
compatible = "lpc,rtc"; | compatible = "lpc,rtc"; | ||||
reg = <0x24000 0x4000>; | reg = <0x24000 0x4000>; | ||||
interrupts = <52>; | interrupts = <20>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&SIC1>; | ||||
}; | }; | ||||
serial0: serial@14000 { | serial0: serial@14000 { | ||||
compatible = "lpc,hsuart"; | compatible = "lpc,hsuart"; | ||||
status = "disabled"; | status = "disabled"; | ||||
reg = <0x14000 0x20>; | reg = <0x14000 0x20>; | ||||
reg-shift = <2>; | reg-shift = <2>; | ||||
clock-frequency = <0>; | clock-frequency = <0>; | ||||
interrupts = <26>; | interrupts = <26>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
serial1: serial@18000 { | serial1: serial@18000 { | ||||
compatible = "lpc,hsuart"; | compatible = "lpc,hsuart"; | ||||
status = "disabled"; | status = "disabled"; | ||||
reg = <0x18000 0x20>; | reg = <0x18000 0x20>; | ||||
reg-shift = <2>; | reg-shift = <2>; | ||||
clock-frequency = <0>; | clock-frequency = <0>; | ||||
interrupts = <25>; | interrupts = <25>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
serial2: serial@80000 { | serial2: serial@80000 { | ||||
compatible = "lpc,uart"; | compatible = "lpc,uart"; | ||||
status = "disabled"; | status = "disabled"; | ||||
reg = <0x80000 0x20>; | reg = <0x80000 0x20>; | ||||
reg-shift = <2>; | reg-shift = <2>; | ||||
clock-frequency = <13000000>; | clock-frequency = <13000000>; | ||||
interrupts = <7>; | interrupts = <7>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
serial3: serial@88000 { | serial3: serial@88000 { | ||||
compatible = "lpc,uart"; | compatible = "lpc,uart"; | ||||
status = "disabled"; | status = "disabled"; | ||||
reg = <0x88000 0x20>; | reg = <0x88000 0x20>; | ||||
reg-shift = <2>; | reg-shift = <2>; | ||||
clock-frequency = <13000000>; | clock-frequency = <13000000>; | ||||
interrupts = <8>; | interrupts = <8>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
serial4: serial@90000 { | serial4: serial@90000 { | ||||
compatible = "lpc,uart"; | compatible = "lpc,uart"; | ||||
reg = <0x90000 0x20>; | reg = <0x90000 0x20>; | ||||
reg-shift = <2>; | reg-shift = <2>; | ||||
clock-frequency = <13000000>; | clock-frequency = <13000000>; | ||||
current-speed = <115200>; | current-speed = <115200>; | ||||
interrupts = <9>; | interrupts = <9>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
serial5: serial@98000 { | serial5: serial@98000 { | ||||
compatible = "lpc,uart"; | compatible = "lpc,uart"; | ||||
status = "disabled"; | status = "disabled"; | ||||
reg = <0x98000 0x20>; | reg = <0x98000 0x20>; | ||||
reg-shift = <2>; | reg-shift = <2>; | ||||
clock-frequency = <13000000>; | clock-frequency = <13000000>; | ||||
interrupts = <10>; | interrupts = <10>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
serial6: serial@1c000 { | serial6: serial@1c000 { | ||||
compatible = "lpc,uart"; | compatible = "lpc,uart"; | ||||
status = "disabled"; | status = "disabled"; | ||||
reg = <0x1c000 0x20>; | reg = <0x1c000 0x20>; | ||||
reg-shift = <2>; | reg-shift = <2>; | ||||
clock-frequency = <0>; | clock-frequency = <0>; | ||||
interrupts = <24>; | interrupts = <24>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
gpio@28000 { | gpio: gpio@28000 { | ||||
compatible = "lpc,gpio"; | compatible = "lpc,gpio"; | ||||
reg = <0x28000 0x4000>; | reg = <0x28000 0x4000>; | ||||
}; | }; | ||||
watchdog: watchdog@3c000 { | |||||
compatible = "lpc,watchdog"; | |||||
reg = <0x3c000 0x4000>; | |||||
}; | }; | ||||
}; | |||||
ahb6@30000000 { | ahb6@30000000 { | ||||
#address-cells = <1>; | #address-cells = <1>; | ||||
#size-cells = <1>; | #size-cells = <1>; | ||||
compatible = "simple-bus"; | compatible = "simple-bus"; | ||||
ranges = <0x0 0x30000000 0x10000000>; | ranges = <0x0 0x30000000 0x10000000>; | ||||
dmac@1000000 { | dmac@1000000 { | ||||
compatible = "lpc,dmac"; | compatible = "lpc,dmac"; | ||||
reg = <0x1000000 0x20000>; | reg = <0x1000000 0x20000>; | ||||
interrupts = <28>; | interrupts = <28>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
usb@1020000 { | usb@1020000 { | ||||
compatible = "lpc,usb-ohci", "usb-ohci"; | compatible = "lpc,usb-ohci", "usb-ohci"; | ||||
reg = <0x1020000 0x20000>; | reg = <0x1020000 0x20000>; | ||||
interrupts = <59>; | interrupts = <27>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&SIC1>; | ||||
}; | }; | ||||
lpcfb@1040000 { | lpcfb@1040000 { | ||||
compatible = "lpc,fb"; | compatible = "lpc,fb"; | ||||
reg = <0x1040000 0x20000>; | reg = <0x1040000 0x20000>; | ||||
interrupts = <14>; | interrupts = <14>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
/* Screen parameters: */ | /* Screen parameters: */ | ||||
is-tft = <1>; | is-tft = <1>; | ||||
horizontal-resolution = <240>; | horizontal-resolution = <240>; | ||||
vertical-resolution = <320>; | vertical-resolution = <320>; | ||||
bits-per-pixel = <16>; | bits-per-pixel = <16>; | ||||
pixel-clock = <121654>; | pixel-clock = <121654>; | ||||
left-margin = <28>; | left-margin = <28>; | ||||
right-margin = <10>; | right-margin = <10>; | ||||
upper-margin = <2>; | upper-margin = <2>; | ||||
lower-margin = <2>; | lower-margin = <2>; | ||||
hsync-len = <3>; | hsync-len = <3>; | ||||
vsync-len = <2>; | vsync-len = <2>; | ||||
}; | }; | ||||
lpe@1060000 { | lpe@1060000 { | ||||
compatible = "lpc,ethernet"; | compatible = "lpc,ethernet"; | ||||
reg = <0x1060000 0x20000>; | reg = <0x1060000 0x20000>; | ||||
interrupts = <29>; | interrupts = <29>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
local-mac-address = [ 00 1a f1 01 1f 23 ]; | local-mac-address = [ 00 1a f1 01 1f 23 ]; | ||||
mdio@0 { | mdio@0 { | ||||
#address-cells = <1>; | #address-cells = <1>; | ||||
#size-cells = <0>; | #size-cells = <0>; | ||||
compatible = "lpc,mdio"; | compatible = "lpc,mdio"; | ||||
phy0: ethernet-phy@0 { | phy0: ethernet-phy@0 { | ||||
Show All 9 Lines | ahb5@20000000 { | ||||
#size-cells = <1>; | #size-cells = <1>; | ||||
compatible = "simple-bus"; | compatible = "simple-bus"; | ||||
ranges = <0x0 0x20000000 0x10000000>; | ranges = <0x0 0x20000000 0x10000000>; | ||||
spi0@84000 { | spi0@84000 { | ||||
compatible = "lpc,spi"; | compatible = "lpc,spi"; | ||||
reg = <0x84000 0x4000>; | reg = <0x84000 0x4000>; | ||||
interrupts = <20>; | interrupts = <20>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
spi1@8c000 { | spi1@8c000 { | ||||
compatible = "lpc,spi"; | compatible = "lpc,spi"; | ||||
status = "disabled"; | status = "disabled"; | ||||
reg = <0x8c000 0x4000>; | reg = <0x8c000 0x4000>; | ||||
interrupts = <21>; | interrupts = <21>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
lpcmmc@98000 { | lpcmmc@98000 { | ||||
compatible = "lpc,mmc"; | compatible = "lpc,mmc"; | ||||
reg = <0x98000 0x4000>; | reg = <0x98000 0x4000>; | ||||
interrupts = <15 13>; | interrupts = <15 13>; | ||||
interrupt-parent = <&PIC>; | interrupt-parent = <&MIC>; | ||||
}; | }; | ||||
}; | }; | ||||
chosen { | chosen { | ||||
stdin = "serial4"; | stdin = "serial4"; | ||||
stdout = "serial4"; | stdout = "serial4"; | ||||
}; | }; | ||||
}; | }; |