Changeset View

Standalone View

	Show All 39 Lines
	#define CPU_VENDOR_UMC 0x1060 /* UMC */			#define CPU_VENDOR_UMC 0x1060 /* UMC */
	#define CPU_VENDOR_NEXGEN 0x1074 /* Nexgen */			#define CPU_VENDOR_NEXGEN 0x1074 /* Nexgen */
	#define CPU_VENDOR_CYRIX 0x1078 /* Cyrix */			#define CPU_VENDOR_CYRIX 0x1078 /* Cyrix */
	#define CPU_VENDOR_IDT 0x111d /* Centaur/IDT/VIA */			#define CPU_VENDOR_IDT 0x111d /* Centaur/IDT/VIA */
	#define CPU_VENDOR_TRANSMETA 0x1279 /* Transmeta */			#define CPU_VENDOR_TRANSMETA 0x1279 /* Transmeta */
	#define CPU_VENDOR_INTEL 0x8086 /* Intel */			#define CPU_VENDOR_INTEL 0x8086 /* Intel */
	#define CPU_VENDOR_RISE 0xdead2bad /* Rise */			#define CPU_VENDOR_RISE 0xdead2bad /* Rise */
	#define CPU_VENDOR_CENTAUR CPU_VENDOR_IDT			#define CPU_VENDOR_CENTAUR CPU_VENDOR_IDT
				#define CPU_VENDOR_HYGON 0x1d94 /* Hygon */

	#endif /* !_X86_CPUTYPES_H_ */			#endif /* !_X86_CPUTYPES_H_ */