Page MenuHomeFreeBSD
Differential D23163 Diff 66716 sys/x86/cpufreq/hwpstate.c

Changeset View

Standalone View

View Options

sys/x86/cpufreq/hwpstate.c

Show First 20 Lines • Show All 309 Lines • ▼ Show 20 Lines
static void static void
hwpstate_identify(driver_t *driver, device_t parent) hwpstate_identify(driver_t *driver, device_t parent)
{ {
if (device_find_child(parent, "hwpstate", -1) != NULL) if (device_find_child(parent, "hwpstate", -1) != NULL)
return; return;
if (cpu_vendor_id != CPU_VENDOR_AMD || CPUID_TO_FAMILY(cpu_id) < 0x10) if ((cpu_vendor_id != CPU_VENDOR_AMD || CPUID_TO_FAMILY(cpu_id) < 0x10) &&
cpu_vendor_id != CPU_VENDOR_HYGON)
return; return;
/* /*
* Check if hardware pstate enable bit is set. * Check if hardware pstate enable bit is set.
*/ */
if ((amd_pminfo & AMDPM_HW_PSTATE) == 0) { if ((amd_pminfo & AMDPM_HW_PSTATE) == 0) {
HWPSTATE_DEBUG(parent, "hwpstate enable bit is not set.\n"); HWPSTATE_DEBUG(parent, "hwpstate enable bit is not set.\n");
return; return;
▲ Show 20 Lines • Show All 114 Lines • ▼ Show 20 Lines case 0x11:
break; break;
case 0x10: case 0x10:
case 0x12: case 0x12:
case 0x15: case 0x15:
case 0x16: case 0x16:
hwpstate_set[i].freq = (100 * (fid + 0x10)) >> did; hwpstate_set[i].freq = (100 * (fid + 0x10)) >> did;
break; break;
case 0x17: case 0x17:
case 0x18:
kibUnsubmitted
Not Done
Inline Actions

Did AMD promised to not release family 0x18, to not collide with Hygon ? If not, then this case should be more specific.

kib: Did AMD promised to not release family 0x18, to not collide with Hygon ? If not, then this…
puwen_hygon.cnAuthorUnsubmitted
Done
Inline Actions

Yes. Hygon already negotiated with AMD to confirm that only Hygon will use family 0x18, new AMD CPU already use family 0x19 [1].
[1] http://lkml.iu.edu/hypermail/linux/kernel/2001.1/02392.html

puwen_hygon.cn: Yes. Hygon already negotiated with AMD to confirm that only Hygon will use family 0x18, new AMD…
did = AMD_17H_CUR_DID(msr); did = AMD_17H_CUR_DID(msr);
if (did == 0) { if (did == 0) {
HWPSTATE_DEBUG(dev, "unexpected did: 0\n"); HWPSTATE_DEBUG(dev, "unexpected did: 0\n");
did = 1; did = 1;
} }
fid = AMD_17H_CUR_FID(msr); fid = AMD_17H_CUR_FID(msr);
hwpstate_set[i].freq = (200 * fid) / did; hwpstate_set[i].freq = (200 * fid) / did;
break; break;
default: default:
HWPSTATE_DEBUG(dev, "get_info_from_msr: AMD family" HWPSTATE_DEBUG(dev, "get_info_from_msr: %s family"
" 0x%02x CPUs are not supported yet\n", family); " 0x%02x CPUs are not supported yet\n",
cpu_vendor_id == CPU_VENDOR_HYGON ? "Hygon" : "AMD",
family);
return (ENXIO); return (ENXIO);
} }
hwpstate_set[i].pstate_id = i; hwpstate_set[i].pstate_id = i;
/* There was volts calculation, but deleted it. */ /* There was volts calculation, but deleted it. */
hwpstate_set[i].volts = CPUFREQ_VAL_UNKNOWN; hwpstate_set[i].volts = CPUFREQ_VAL_UNKNOWN;
hwpstate_set[i].power = CPUFREQ_VAL_UNKNOWN; hwpstate_set[i].power = CPUFREQ_VAL_UNKNOWN;
hwpstate_set[i].lat = CPUFREQ_VAL_UNKNOWN; hwpstate_set[i].lat = CPUFREQ_VAL_UNKNOWN;
} }
▲ Show 20 Lines • Show All 72 Lines • Show Last 20 Lines