Changeset View
Changeset View
Standalone View
Standalone View
sys/dev/mthca/mthca_eq.c
Show First 20 Lines • Show All 822 Lines • ▼ Show 20 Lines | for (i = 0; i < MTHCA_NUM_EQ; ++i) { | ||||
snprintf(dev->eq_table.eq[i].irq_name, | snprintf(dev->eq_table.eq[i].irq_name, | ||||
IB_DEVICE_NAME_MAX, | IB_DEVICE_NAME_MAX, | ||||
"%s@pci:%s", eq_name[i], | "%s@pci:%s", eq_name[i], | ||||
pci_name(dev->pdev)); | pci_name(dev->pdev)); | ||||
err = request_irq(dev->eq_table.eq[i].msi_x_vector, | err = request_irq(dev->eq_table.eq[i].msi_x_vector, | ||||
mthca_is_memfree(dev) ? | mthca_is_memfree(dev) ? | ||||
mthca_arbel_msi_x_interrupt : | mthca_arbel_msi_x_interrupt : | ||||
mthca_tavor_msi_x_interrupt, | mthca_tavor_msi_x_interrupt, | ||||
0, dev->eq_table.eq[i].irq_name, | 0, NULL, | ||||
dev->eq_table.eq + i); | dev->eq_table.eq + i); | ||||
if (err) | if (err) | ||||
goto err_out_cmd; | goto err_out_cmd; | ||||
dev->eq_table.eq[i].have_irq = 1; | dev->eq_table.eq[i].have_irq = 1; | ||||
} | } | ||||
} else { | } else { | ||||
snprintf(dev->eq_table.eq[0].irq_name, IB_DEVICE_NAME_MAX, | snprintf(dev->eq_table.eq[0].irq_name, IB_DEVICE_NAME_MAX, | ||||
DRV_NAME "@pci:%s", pci_name(dev->pdev)); | DRV_NAME "@pci:%s", pci_name(dev->pdev)); | ||||
err = request_irq(dev->pdev->irq, | err = request_irq(dev->pdev->irq, | ||||
mthca_is_memfree(dev) ? | mthca_is_memfree(dev) ? | ||||
mthca_arbel_interrupt : | mthca_arbel_interrupt : | ||||
mthca_tavor_interrupt, | mthca_tavor_interrupt, | ||||
IRQF_SHARED, dev->eq_table.eq[0].irq_name, dev); | IRQF_SHARED, NULL, dev); | ||||
if (err) | if (err) | ||||
goto err_out_cmd; | goto err_out_cmd; | ||||
dev->eq_table.have_irq = 1; | dev->eq_table.have_irq = 1; | ||||
} | } | ||||
err = mthca_MAP_EQ(dev, async_mask(dev), | err = mthca_MAP_EQ(dev, async_mask(dev), | ||||
0, dev->eq_table.eq[MTHCA_EQ_ASYNC].eqn); | 0, dev->eq_table.eq[MTHCA_EQ_ASYNC].eqn); | ||||
if (err) | if (err) | ||||
▲ Show 20 Lines • Show All 53 Lines • Show Last 20 Lines |