Page MenuHomeFreeBSD
Differential D21728 Diff 62341 sys/dev/axgbe/xgbe-mdio.c

Changeset View

Standalone View

View Options

sys/dev/axgbe/xgbe-mdio.c

Show First 20 Lines • Show All 139 Lines • ▼ Show 20 Linesstatic void xgbe_an_disable_kr_training(struct xgbe_prv_data *pdata)
unsigned int reg; unsigned int reg;
reg = XMDIO_READ(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL); reg = XMDIO_READ(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL);
reg &= ~XGBE_KR_TRAINING_ENABLE; reg &= ~XGBE_KR_TRAINING_ENABLE;
XMDIO_WRITE(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL, reg); XMDIO_WRITE(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL, reg);
} }
static void xgbe_pcs_power_cycle(struct xgbe_prv_data *pdata) static void xgbe_an73_clear_interrupts(struct xgbe_prv_data *pdata)
{ {
unsigned int reg; XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0);
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL1);
reg |= MDIO_CTRL1_LPOWER;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL1, reg);
DELAY(75);
reg &= ~MDIO_CTRL1_LPOWER;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL1, reg);
} }
static void xgbe_serdes_start_ratechange(struct xgbe_prv_data *pdata) static void xgbe_an73_disable_interrupts(struct xgbe_prv_data *pdata)
{ {
/* Assert Rx and Tx ratechange */ XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, RATECHANGE, 1);
} }
static void xgbe_serdes_complete_ratechange(struct xgbe_prv_data *pdata) static void xgbe_an73_enable_interrupts(struct xgbe_prv_data *pdata)
{ {
unsigned int wait; XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, XGBE_AN_CL73_INT_MASK);
u16 status;
/* Release Rx and Tx ratechange */
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, RATECHANGE, 0);
/* Wait for Rx and Tx ready */
wait = XGBE_RATECHANGE_COUNT;
while (wait--) {
DELAY(50);
status = XSIR0_IOREAD(pdata, SIR0_STATUS);
if (XSIR_GET_BITS(status, SIR0_STATUS, RX_READY) &&
XSIR_GET_BITS(status, SIR0_STATUS, TX_READY))
goto rx_reset;
} }
rx_reset: static void xgbe_an_enable_interrupts(struct xgbe_prv_data *pdata)
/* Perform Rx reset for the DFE changes */ {
XRXTX_IOWRITE_BITS(pdata, RXTX_REG6, RESETB_RXD, 0); switch (pdata->an_mode) {
XRXTX_IOWRITE_BITS(pdata, RXTX_REG6, RESETB_RXD, 1); case XGBE_AN_MODE_CL73:
xgbe_an73_enable_interrupts(pdata);
break;
default:
break;
} }
}
static void xgbe_xgmii_mode(struct xgbe_prv_data *pdata) static void xgbe_an_clear_interrupts_all(struct xgbe_prv_data *pdata)
{ {
unsigned int reg; xgbe_an73_clear_interrupts(pdata);
}
static void xgbe_kr_mode(struct xgbe_prv_data *pdata)
{
/* Enable KR training */ /* Enable KR training */
xgbe_an_enable_kr_training(pdata); xgbe_an_enable_kr_training(pdata);
/* Set MAC to 10G speed */ /* Set MAC to 10G speed */
pdata->hw_if.set_xgmii_speed(pdata); pdata->hw_if.set_speed(pdata, SPEED_10000);
/* Set PCS to KR/10G speed */ /* Call PHY implementation support to complete rate change */
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL2); pdata->phy_if.phy_impl.set_mode(pdata, XGBE_MODE_KR);
reg &= ~MDIO_PCS_CTRL2_TYPE;
reg |= MDIO_PCS_CTRL2_10GBR;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL2, reg);
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL1);
reg &= ~MDIO_CTRL1_SPEEDSEL;
reg |= MDIO_CTRL1_SPEED10G;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL1, reg);
xgbe_pcs_power_cycle(pdata);
/* Set SerDes to 10G speed */
xgbe_serdes_start_ratechange(pdata);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, DATARATE, XGBE_SPEED_10000_RATE);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, WORDMODE, XGBE_SPEED_10000_WORD);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, PLLSEL, XGBE_SPEED_10000_PLL);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, CDR_RATE,
pdata->serdes_cdr_rate[XGBE_SPEED_10000]);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, TXAMP,
pdata->serdes_tx_amp[XGBE_SPEED_10000]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG20, BLWC_ENA,
pdata->serdes_blwc[XGBE_SPEED_10000]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG114, PQ_REG,
pdata->serdes_pq_skew[XGBE_SPEED_10000]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG129, RXDFE_CONFIG,
pdata->serdes_dfe_tap_cfg[XGBE_SPEED_10000]);
XRXTX_IOWRITE(pdata, RXTX_REG22,
pdata->serdes_dfe_tap_ena[XGBE_SPEED_10000]);
xgbe_serdes_complete_ratechange(pdata);
} }
static void xgbe_gmii_2500_mode(struct xgbe_prv_data *pdata) static void xgbe_kx_2500_mode(struct xgbe_prv_data *pdata)
{ {
unsigned int reg;
/* Disable KR training */ /* Disable KR training */
xgbe_an_disable_kr_training(pdata); xgbe_an_disable_kr_training(pdata);
/* Set MAC to 2.5G speed */ /* Set MAC to 2.5G speed */
pdata->hw_if.set_gmii_2500_speed(pdata); pdata->hw_if.set_speed(pdata, SPEED_2500);
/* Set PCS to KX/1G speed */ /* Call PHY implementation support to complete rate change */
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL2); pdata->phy_if.phy_impl.set_mode(pdata, XGBE_MODE_KX_2500);
reg &= ~MDIO_PCS_CTRL2_TYPE;
reg |= MDIO_PCS_CTRL2_10GBX;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL2, reg);
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL1);
reg &= ~MDIO_CTRL1_SPEEDSEL;
reg |= MDIO_CTRL1_SPEED1G;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL1, reg);
xgbe_pcs_power_cycle(pdata);
/* Set SerDes to 2.5G speed */
xgbe_serdes_start_ratechange(pdata);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, DATARATE, XGBE_SPEED_2500_RATE);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, WORDMODE, XGBE_SPEED_2500_WORD);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, PLLSEL, XGBE_SPEED_2500_PLL);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, CDR_RATE,
pdata->serdes_cdr_rate[XGBE_SPEED_2500]);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, TXAMP,
pdata->serdes_tx_amp[XGBE_SPEED_2500]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG20, BLWC_ENA,
pdata->serdes_blwc[XGBE_SPEED_2500]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG114, PQ_REG,
pdata->serdes_pq_skew[XGBE_SPEED_2500]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG129, RXDFE_CONFIG,
pdata->serdes_dfe_tap_cfg[XGBE_SPEED_2500]);
XRXTX_IOWRITE(pdata, RXTX_REG22,
pdata->serdes_dfe_tap_ena[XGBE_SPEED_2500]);
xgbe_serdes_complete_ratechange(pdata);
} }
static void xgbe_gmii_mode(struct xgbe_prv_data *pdata) static void xgbe_kx_1000_mode(struct xgbe_prv_data *pdata)
{ {
unsigned int reg;
/* Disable KR training */ /* Disable KR training */
xgbe_an_disable_kr_training(pdata); xgbe_an_disable_kr_training(pdata);
/* Set MAC to 1G speed */ /* Set MAC to 1G speed */
pdata->hw_if.set_gmii_speed(pdata); pdata->hw_if.set_speed(pdata, SPEED_1000);
/* Set PCS to KX/1G speed */ /* Call PHY implementation support to complete rate change */
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL2); pdata->phy_if.phy_impl.set_mode(pdata, XGBE_MODE_KX_1000);
reg &= ~MDIO_PCS_CTRL2_TYPE;
reg |= MDIO_PCS_CTRL2_10GBX;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL2, reg);
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL1);
reg &= ~MDIO_CTRL1_SPEEDSEL;
reg |= MDIO_CTRL1_SPEED1G;
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL1, reg);
xgbe_pcs_power_cycle(pdata);
/* Set SerDes to 1G speed */
xgbe_serdes_start_ratechange(pdata);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, DATARATE, XGBE_SPEED_1000_RATE);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, WORDMODE, XGBE_SPEED_1000_WORD);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, PLLSEL, XGBE_SPEED_1000_PLL);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, CDR_RATE,
pdata->serdes_cdr_rate[XGBE_SPEED_1000]);
XSIR1_IOWRITE_BITS(pdata, SIR1_SPEED, TXAMP,
pdata->serdes_tx_amp[XGBE_SPEED_1000]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG20, BLWC_ENA,
pdata->serdes_blwc[XGBE_SPEED_1000]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG114, PQ_REG,
pdata->serdes_pq_skew[XGBE_SPEED_1000]);
XRXTX_IOWRITE_BITS(pdata, RXTX_REG129, RXDFE_CONFIG,
pdata->serdes_dfe_tap_cfg[XGBE_SPEED_1000]);
XRXTX_IOWRITE(pdata, RXTX_REG22,
pdata->serdes_dfe_tap_ena[XGBE_SPEED_1000]);
xgbe_serdes_complete_ratechange(pdata);
} }
static void xgbe_cur_mode(struct xgbe_prv_data *pdata, static enum xgbe_mode xgbe_cur_mode(struct xgbe_prv_data *pdata)
enum xgbe_mode *mode)
{ {
unsigned int reg; return pdata->phy_if.phy_impl.cur_mode(pdata);
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL2);
if ((reg & MDIO_PCS_CTRL2_TYPE) == MDIO_PCS_CTRL2_10GBR)
*mode = XGBE_MODE_KR;
else
*mode = XGBE_MODE_KX;
} }
static bool xgbe_in_kr_mode(struct xgbe_prv_data *pdata) static bool xgbe_in_kr_mode(struct xgbe_prv_data *pdata)
{ {
enum xgbe_mode mode; return (xgbe_cur_mode(pdata) == XGBE_MODE_KR);
xgbe_cur_mode(pdata, &mode);
return (mode == XGBE_MODE_KR);
} }
static void xgbe_switch_mode(struct xgbe_prv_data *pdata) static void xgbe_change_mode(struct xgbe_prv_data *pdata, enum xgbe_mode mode)
{ {
/* If we are in KR switch to KX, and vice-versa */ switch (mode) {
if (xgbe_in_kr_mode(pdata)) { case XGBE_MODE_KX_1000:
if (pdata->speed_set == XGBE_SPEEDSET_1000_10000) xgbe_kx_1000_mode(pdata);
xgbe_gmii_mode(pdata); break;
else case XGBE_MODE_KX_2500:
xgbe_gmii_2500_mode(pdata); xgbe_kx_2500_mode(pdata);
} else { break;
xgbe_xgmii_mode(pdata); case XGBE_MODE_KR:
xgbe_kr_mode(pdata);
break;
case XGBE_MODE_UNKNOWN:
break;
default:
device_printf(pdata->dev, "invalid operation mode requested (%u)\n", mode);
} }
} }
static void xgbe_set_mode(struct xgbe_prv_data *pdata, static void xgbe_switch_mode(struct xgbe_prv_data *pdata)
enum xgbe_mode mode)
{ {
enum xgbe_mode cur_mode; xgbe_change_mode(pdata, pdata->phy_if.phy_impl.switch_mode(pdata));
xgbe_cur_mode(pdata, &cur_mode);
if (mode != cur_mode)
xgbe_switch_mode(pdata);
} }
static bool xgbe_use_xgmii_mode(struct xgbe_prv_data *pdata) static bool xgbe_set_mode(struct xgbe_prv_data *pdata,
enum xgbe_mode mode)
{ {
if (pdata->phy.autoneg == AUTONEG_ENABLE) { if (mode == xgbe_cur_mode(pdata))
if (pdata->phy.advertising & ADVERTISED_10000baseKR_Full)
return true;
} else {
if (pdata->phy.speed == SPEED_10000)
return true;
}
return false; return false;
}
static bool xgbe_use_gmii_2500_mode(struct xgbe_prv_data *pdata) xgbe_change_mode(pdata, mode);
{
if (pdata->phy.autoneg == AUTONEG_ENABLE) {
if (pdata->phy.advertising & ADVERTISED_2500baseX_Full)
return true; return true;
} else {
if (pdata->phy.speed == SPEED_2500)
return true;
} }
return false; static bool xgbe_use_mode(struct xgbe_prv_data *pdata, enum xgbe_mode mode)
}
static bool xgbe_use_gmii_mode(struct xgbe_prv_data *pdata)
{ {
if (pdata->phy.autoneg == AUTONEG_ENABLE) { return pdata->phy_if.phy_impl.use_mode(pdata, mode);
if (pdata->phy.advertising & ADVERTISED_1000baseKX_Full)
return true;
} else {
if (pdata->phy.speed == SPEED_1000)
return true;
} }
return false; static void xgbe_an73_set(struct xgbe_prv_data *pdata, bool enable,
} bool restart)
static void xgbe_set_an(struct xgbe_prv_data *pdata, bool enable, bool restart)
{ {
unsigned int reg; unsigned int reg;
reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_CTRL1); reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_CTRL1);
reg &= ~MDIO_AN_CTRL1_ENABLE; reg &= ~MDIO_AN_CTRL1_ENABLE;
if (enable) if (enable)
reg |= MDIO_AN_CTRL1_ENABLE; reg |= MDIO_AN_CTRL1_ENABLE;
if (restart) if (restart)
reg |= MDIO_AN_CTRL1_RESTART; reg |= MDIO_AN_CTRL1_RESTART;
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_CTRL1, reg); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_CTRL1, reg);
} }
static void xgbe_restart_an(struct xgbe_prv_data *pdata) static void xgbe_an73_restart(struct xgbe_prv_data *pdata)
{ {
xgbe_set_an(pdata, true, true); xgbe_an73_enable_interrupts(pdata);
xgbe_an73_set(pdata, true, true);
} }
static void xgbe_disable_an(struct xgbe_prv_data *pdata) static void xgbe_an73_disable(struct xgbe_prv_data *pdata)
{ {
xgbe_set_an(pdata, false, false); xgbe_an73_set(pdata, false, false);
xgbe_an73_disable_interrupts(pdata);
pdata->an_start = 0;
} }
static enum xgbe_an xgbe_an_tx_training(struct xgbe_prv_data *pdata, static void xgbe_an_restart(struct xgbe_prv_data *pdata)
{
switch (pdata->an_mode) {
case XGBE_AN_MODE_CL73:
xgbe_an73_restart(pdata);
break;
default:
break;
}
}
static void xgbe_an_disable(struct xgbe_prv_data *pdata)
{
switch (pdata->an_mode) {
case XGBE_AN_MODE_CL73:
xgbe_an73_disable(pdata);
break;
default:
break;
}
}
static void xgbe_an_disable_all(struct xgbe_prv_data *pdata)
{
xgbe_an73_disable(pdata);
}
static enum xgbe_an xgbe_an73_tx_training(struct xgbe_prv_data *pdata,
enum xgbe_rx *state) enum xgbe_rx *state)
{ {
unsigned int ad_reg, lp_reg, reg; unsigned int ad_reg, lp_reg, reg;
*state = XGBE_RX_COMPLETE; *state = XGBE_RX_COMPLETE;
/* If we're not in KR mode then we're done */ /* If we're not in KR mode then we're done */
if (!xgbe_in_kr_mode(pdata)) if (!xgbe_in_kr_mode(pdata))
return XGBE_AN_PAGE_RECEIVED; return XGBE_AN_PAGE_RECEIVED;
/* Enable/Disable FEC */ /* Enable/Disable FEC */
ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 2); ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 2);
lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA + 2); lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA + 2);
reg = XMDIO_READ(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_FECCTRL); reg = XMDIO_READ(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_FECCTRL);
reg &= ~(MDIO_PMA_10GBR_FECABLE_ABLE | MDIO_PMA_10GBR_FECABLE_ERRABLE); reg &= ~(MDIO_PMA_10GBR_FECABLE_ABLE | MDIO_PMA_10GBR_FECABLE_ERRABLE);
if ((ad_reg & 0xc000) && (lp_reg & 0xc000)) if ((ad_reg & 0xc000) && (lp_reg & 0xc000))
reg |= pdata->fec_ability; reg |= pdata->fec_ability;
XMDIO_WRITE(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_FECCTRL, reg); XMDIO_WRITE(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_FECCTRL, reg);
/* Start KR training */ /* Start KR training */
reg = XMDIO_READ(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL); reg = XMDIO_READ(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL);
if (reg & XGBE_KR_TRAINING_ENABLE) { if (reg & XGBE_KR_TRAINING_ENABLE) {
XSIR0_IOWRITE_BITS(pdata, SIR0_KR_RT_1, RESET, 1); if (pdata->phy_if.phy_impl.kr_training_pre)
pdata->phy_if.phy_impl.kr_training_pre(pdata);
reg |= XGBE_KR_TRAINING_START; reg |= XGBE_KR_TRAINING_START;
XMDIO_WRITE(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL, XMDIO_WRITE(pdata, MDIO_MMD_PMAPMD, MDIO_PMA_10GBR_PMD_CTRL,
reg); reg);
XSIR0_IOWRITE_BITS(pdata, SIR0_KR_RT_1, RESET, 0); if (pdata->phy_if.phy_impl.kr_training_post)
pdata->phy_if.phy_impl.kr_training_post(pdata);
} }
return XGBE_AN_PAGE_RECEIVED; return XGBE_AN_PAGE_RECEIVED;
} }
static enum xgbe_an xgbe_an_tx_xnp(struct xgbe_prv_data *pdata, static enum xgbe_an xgbe_an73_tx_xnp(struct xgbe_prv_data *pdata,
enum xgbe_rx *state) enum xgbe_rx *state)
{ {
u16 msg; u16 msg;
*state = XGBE_RX_XNP; *state = XGBE_RX_XNP;
msg = XGBE_XNP_MCF_NULL_MESSAGE; msg = XGBE_XNP_MCF_NULL_MESSAGE;
msg |= XGBE_XNP_MP_FORMATTED; msg |= XGBE_XNP_MP_FORMATTED;
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_XNP + 2, 0); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_XNP + 2, 0);
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_XNP + 1, 0); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_XNP + 1, 0);
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_XNP, msg); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_XNP, msg);
return XGBE_AN_PAGE_RECEIVED; return XGBE_AN_PAGE_RECEIVED;
} }
static enum xgbe_an xgbe_an_rx_bpa(struct xgbe_prv_data *pdata, static enum xgbe_an xgbe_an73_rx_bpa(struct xgbe_prv_data *pdata,
enum xgbe_rx *state) enum xgbe_rx *state)
{ {
unsigned int link_support; unsigned int link_support;
unsigned int reg, ad_reg, lp_reg; unsigned int reg, ad_reg, lp_reg;
/* Read Base Ability register 2 first */ /* Read Base Ability register 2 first */
reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA + 1); reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA + 1);
/* Check for a supported mode, otherwise restart in a different one */ /* Check for a supported mode, otherwise restart in a different one */
link_support = xgbe_in_kr_mode(pdata) ? 0x80 : 0x20; link_support = xgbe_in_kr_mode(pdata) ? 0x80 : 0x20;
if (!(reg & link_support)) if (!(reg & link_support))
return XGBE_AN_INCOMPAT_LINK; return XGBE_AN_INCOMPAT_LINK;
/* Check Extended Next Page support */ /* Check Extended Next Page support */
ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE); ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE);
lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA); lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA);
return ((ad_reg & XGBE_XNP_NP_EXCHANGE) || return ((ad_reg & XGBE_XNP_NP_EXCHANGE) ||
(lp_reg & XGBE_XNP_NP_EXCHANGE)) (lp_reg & XGBE_XNP_NP_EXCHANGE))
? xgbe_an_tx_xnp(pdata, state) ? xgbe_an73_tx_xnp(pdata, state)
: xgbe_an_tx_training(pdata, state); : xgbe_an73_tx_training(pdata, state);
} }
static enum xgbe_an xgbe_an_rx_xnp(struct xgbe_prv_data *pdata, static enum xgbe_an xgbe_an73_rx_xnp(struct xgbe_prv_data *pdata,
enum xgbe_rx *state) enum xgbe_rx *state)
{ {
unsigned int ad_reg, lp_reg; unsigned int ad_reg, lp_reg;
/* Check Extended Next Page support */ /* Check Extended Next Page support */
ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_XNP); ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_XNP);
lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPX); lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPX);
return ((ad_reg & XGBE_XNP_NP_EXCHANGE) || return ((ad_reg & XGBE_XNP_NP_EXCHANGE) ||
(lp_reg & XGBE_XNP_NP_EXCHANGE)) (lp_reg & XGBE_XNP_NP_EXCHANGE))
? xgbe_an_tx_xnp(pdata, state) ? xgbe_an73_tx_xnp(pdata, state)
: xgbe_an_tx_training(pdata, state); : xgbe_an73_tx_training(pdata, state);
} }
static enum xgbe_an xgbe_an_page_received(struct xgbe_prv_data *pdata) static enum xgbe_an xgbe_an73_page_received(struct xgbe_prv_data *pdata)
{ {
enum xgbe_rx *state; enum xgbe_rx *state;
unsigned long an_timeout; unsigned long an_timeout;
enum xgbe_an ret; enum xgbe_an ret;
if (!pdata->an_start) { if (!pdata->an_start) {
pdata->an_start = ticks; pdata->an_start = ticks;
} else { } else {
an_timeout = pdata->an_start + an_timeout = pdata->an_start +
((uint64_t)XGBE_AN_MS_TIMEOUT * (uint64_t)hz) / 1000ull; ((uint64_t)XGBE_AN_MS_TIMEOUT * (uint64_t)hz) / 1000ull;
if ((int)(ticks - an_timeout) > 0) { if ((int)(ticks - an_timeout) > 0) {
/* Auto-negotiation timed out, reset state */ /* Auto-negotiation timed out, reset state */
pdata->kr_state = XGBE_RX_BPA; pdata->kr_state = XGBE_RX_BPA;
pdata->kx_state = XGBE_RX_BPA; pdata->kx_state = XGBE_RX_BPA;
pdata->an_start = ticks; pdata->an_start = ticks;
} }
} }
state = xgbe_in_kr_mode(pdata) ? &pdata->kr_state state = xgbe_in_kr_mode(pdata) ? &pdata->kr_state : &pdata->kx_state;
: &pdata->kx_state;
switch (*state) { switch (*state) {
case XGBE_RX_BPA: case XGBE_RX_BPA:
ret = xgbe_an_rx_bpa(pdata, state); ret = xgbe_an73_rx_bpa(pdata, state);
break; break;
case XGBE_RX_XNP: case XGBE_RX_XNP:
ret = xgbe_an_rx_xnp(pdata, state); ret = xgbe_an73_rx_xnp(pdata, state);
break; break;
default: default:
ret = XGBE_AN_ERROR; ret = XGBE_AN_ERROR;
} }
return ret; return ret;
} }
static enum xgbe_an xgbe_an_incompat_link(struct xgbe_prv_data *pdata) static enum xgbe_an xgbe_an73_incompat_link(struct xgbe_prv_data *pdata)
{ {
/* Be sure we aren't looping trying to negotiate */ /* Be sure we aren't looping trying to negotiate */
if (xgbe_in_kr_mode(pdata)) { if (xgbe_in_kr_mode(pdata)) {
pdata->kr_state = XGBE_RX_ERROR; pdata->kr_state = XGBE_RX_ERROR;
if (!(pdata->phy.advertising & ADVERTISED_1000baseKX_Full) && if (!(XGBE_ADV(&pdata->phy, 1000baseKX_Full)) &&
!(pdata->phy.advertising & ADVERTISED_2500baseX_Full)) !(XGBE_ADV(&pdata->phy, 2500baseX_Full)))
return XGBE_AN_NO_LINK; return XGBE_AN_NO_LINK;
if (pdata->kx_state != XGBE_RX_BPA) if (pdata->kx_state != XGBE_RX_BPA)
return XGBE_AN_NO_LINK; return XGBE_AN_NO_LINK;
} else { } else {
pdata->kx_state = XGBE_RX_ERROR; pdata->kx_state = XGBE_RX_ERROR;
if (!(pdata->phy.advertising & ADVERTISED_10000baseKR_Full)) if (!(XGBE_ADV(&pdata->phy, 10000baseKR_Full)))
return XGBE_AN_NO_LINK; return XGBE_AN_NO_LINK;
if (pdata->kr_state != XGBE_RX_BPA) if (pdata->kr_state != XGBE_RX_BPA)
return XGBE_AN_NO_LINK; return XGBE_AN_NO_LINK;
} }
xgbe_disable_an(pdata); xgbe_an_disable(pdata);
xgbe_switch_mode(pdata); xgbe_switch_mode(pdata);
xgbe_restart_an(pdata); xgbe_an_restart(pdata);
return XGBE_AN_INCOMPAT_LINK; return XGBE_AN_INCOMPAT_LINK;
} }
static void xgbe_an_isr(void *data) static void xgbe_an73_isr(struct xgbe_prv_data *pdata)
{ {
struct xgbe_prv_data *pdata = (struct xgbe_prv_data *)data;
/* Disable AN interrupts */ /* Disable AN interrupts */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0); xgbe_an73_disable_interrupts(pdata);
/* Save the interrupt(s) that fired */ /* Save the interrupt(s) that fired */
pdata->an_int = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_INT); pdata->an_int = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_INT);
if (pdata->an_int) { if (pdata->an_int) {
/* Clear the interrupt(s) that fired and process them */ /* Clear the interrupt(s) that fired and process them */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, ~pdata->an_int); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, ~pdata->an_int);
xgbe_an_state_machine(pdata); xgbe_an_state_machine(pdata);
} else { } else {
/* Enable AN interrupts */ /* Enable AN interrupts */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, xgbe_an73_enable_interrupts(pdata);
XGBE_AN_INT_MASK);
} }
} }
static void xgbe_an_state_machine(struct xgbe_prv_data *pdata) static void xgbe_an_isr(void *data)
{ {
enum xgbe_an cur_state = pdata->an_state; struct xgbe_prv_data *pdata = (struct xgbe_prv_data *)data;
sx_xlock(&pdata->an_mutex); switch (pdata->an_mode) {
case XGBE_AN_MODE_CL73:
xgbe_an73_isr(pdata);
break;
default:
break;
}
}
static void xgbe_an73_state_machine(struct xgbe_prv_data *pdata)
{
enum xgbe_an cur_state = pdata->an_state;
if (!pdata->an_int) if (!pdata->an_int)
goto out; goto out;
next_int: next_int:
if (pdata->an_int & XGBE_AN_PG_RCV) { if (pdata->an_int & XGBE_AN_CL73_PG_RCV) {
pdata->an_state = XGBE_AN_PAGE_RECEIVED; pdata->an_state = XGBE_AN_PAGE_RECEIVED;
pdata->an_int &= ~XGBE_AN_PG_RCV; pdata->an_int &= ~XGBE_AN_CL73_PG_RCV;
} else if (pdata->an_int & XGBE_AN_INC_LINK) { } else if (pdata->an_int & XGBE_AN_CL73_INC_LINK) {
pdata->an_state = XGBE_AN_INCOMPAT_LINK; pdata->an_state = XGBE_AN_INCOMPAT_LINK;
pdata->an_int &= ~XGBE_AN_INC_LINK; pdata->an_int &= ~XGBE_AN_CL73_INC_LINK;
} else if (pdata->an_int & XGBE_AN_INT_CMPLT) { } else if (pdata->an_int & XGBE_AN_CL73_INT_CMPLT) {
pdata->an_state = XGBE_AN_COMPLETE; pdata->an_state = XGBE_AN_COMPLETE;
pdata->an_int &= ~XGBE_AN_INT_CMPLT; pdata->an_int &= ~XGBE_AN_CL73_INT_CMPLT;
} else { } else {
pdata->an_state = XGBE_AN_ERROR; pdata->an_state = XGBE_AN_ERROR;
} }
pdata->an_result = pdata->an_state; pdata->an_result = pdata->an_state;
again: again:
cur_state = pdata->an_state; cur_state = pdata->an_state;
switch (pdata->an_state) { switch (pdata->an_state) {
case XGBE_AN_READY: case XGBE_AN_READY:
pdata->an_supported = 0; pdata->an_supported = 0;
break; break;
case XGBE_AN_PAGE_RECEIVED: case XGBE_AN_PAGE_RECEIVED:
pdata->an_state = xgbe_an_page_received(pdata); pdata->an_state = xgbe_an73_page_received(pdata);
pdata->an_supported++; pdata->an_supported++;
break; break;
case XGBE_AN_INCOMPAT_LINK: case XGBE_AN_INCOMPAT_LINK:
pdata->an_supported = 0; pdata->an_supported = 0;
pdata->parallel_detect = 0; pdata->parallel_detect = 0;
pdata->an_state = xgbe_an_incompat_link(pdata); pdata->an_state = xgbe_an73_incompat_link(pdata);
break; break;
case XGBE_AN_COMPLETE: case XGBE_AN_COMPLETE:
pdata->parallel_detect = pdata->an_supported ? 0 : 1; pdata->parallel_detect = pdata->an_supported ? 0 : 1;
break; break;
case XGBE_AN_NO_LINK: case XGBE_AN_NO_LINK:
break; break;
default: default:
pdata->an_state = XGBE_AN_ERROR; pdata->an_state = XGBE_AN_ERROR;
} }
if (pdata->an_state == XGBE_AN_NO_LINK) { if (pdata->an_state == XGBE_AN_NO_LINK) {
pdata->an_int = 0; pdata->an_int = 0;
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0); xgbe_an73_clear_interrupts(pdata);
} else if (pdata->an_state == XGBE_AN_ERROR) { } else if (pdata->an_state == XGBE_AN_ERROR) {
pdata->an_int = 0; pdata->an_int = 0;
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0); xgbe_an73_clear_interrupts(pdata);
} }
if (pdata->an_state >= XGBE_AN_COMPLETE) { if (pdata->an_state >= XGBE_AN_COMPLETE) {
pdata->an_result = pdata->an_state; pdata->an_result = pdata->an_state;
pdata->an_state = XGBE_AN_READY; pdata->an_state = XGBE_AN_READY;
pdata->kr_state = XGBE_RX_BPA; pdata->kr_state = XGBE_RX_BPA;
pdata->kx_state = XGBE_RX_BPA; pdata->kx_state = XGBE_RX_BPA;
pdata->an_start = 0; pdata->an_start = 0;
} }
if (cur_state != pdata->an_state) if (cur_state != pdata->an_state)
goto again; goto again;
if (pdata->an_int) if (pdata->an_int)
goto next_int; goto next_int;
out: out:
/* Enable AN interrupts on the way out */ /* Enable AN interrupts on the way out */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, XGBE_AN_INT_MASK); xgbe_an73_enable_interrupts(pdata);
}
static void xgbe_an_state_machine(struct xgbe_prv_data *pdata)
{
sx_xlock(&pdata->an_mutex);
switch (pdata->an_mode) {
case XGBE_AN_MODE_CL73:
xgbe_an73_state_machine(pdata);
break;
default:
break;
}
sx_xunlock(&pdata->an_mutex); sx_xunlock(&pdata->an_mutex);
} }
static void xgbe_an_init(struct xgbe_prv_data *pdata) static void xgbe_an73_init(struct xgbe_prv_data *pdata)
{ {
struct xgbe_phy local_phy;
unsigned int reg; unsigned int reg;
pdata->phy_if.phy_impl.an_advertising(pdata, &local_phy);
/* Set up Advertisement register 3 first */ /* Set up Advertisement register 3 first */
reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 2); reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 2);
if (XGBE_ADV(&local_phy, 10000baseR_FEC))
reg |= 0xc000;
else
reg &= ~0xc000; reg &= ~0xc000;
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 2, reg); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 2, reg);
/* Set up Advertisement register 2 next */ /* Set up Advertisement register 2 next */
reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 1); reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 1);
if (pdata->phy.advertising & ADVERTISED_10000baseKR_Full) if (XGBE_ADV(&local_phy, 10000baseKR_Full))
reg |= 0x80; reg |= 0x80;
else else
reg &= ~0x80; reg &= ~0x80;
if ((pdata->phy.advertising & ADVERTISED_1000baseKX_Full) || if (XGBE_ADV(&local_phy, 1000baseKX_Full) ||
(pdata->phy.advertising & ADVERTISED_2500baseX_Full)) XGBE_ADV(&local_phy, 2500baseX_Full))
reg |= 0x20; reg |= 0x20;
else else
reg &= ~0x20; reg &= ~0x20;
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 1, reg); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 1, reg);
/* Set up Advertisement register 1 last */ /* Set up Advertisement register 1 last */
reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE); reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE);
if (pdata->phy.advertising & ADVERTISED_Pause) if (XGBE_ADV(&local_phy, Pause))
reg |= 0x400; reg |= 0x400;
else else
reg &= ~0x400; reg &= ~0x400;
if (pdata->phy.advertising & ADVERTISED_Asym_Pause) if (XGBE_ADV(&local_phy, Asym_Pause))
reg |= 0x800; reg |= 0x800;
else else
reg &= ~0x800; reg &= ~0x800;
/* We don't intend to perform XNP */ /* We don't intend to perform XNP */
reg &= ~XGBE_XNP_NP_EXCHANGE; reg &= ~XGBE_XNP_NP_EXCHANGE;
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE, reg); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE, reg);
} }
static void xgbe_an_init(struct xgbe_prv_data *pdata)
{
/* Set up advertisement registers based on current settings */
pdata->an_mode = pdata->phy_if.phy_impl.an_mode(pdata);
switch (pdata->an_mode) {
case XGBE_AN_MODE_CL73:
xgbe_an73_init(pdata);
break;
default:
break;
}
}
static const char *xgbe_phy_fc_string(struct xgbe_prv_data *pdata)
{
if (pdata->tx_pause && pdata->rx_pause)
return "rx/tx";
else if (pdata->rx_pause)
return "rx";
else if (pdata->tx_pause)
return "tx";
else
return "off";
}
static const char *xgbe_phy_speed_string(int speed)
{
switch (speed) {
case SPEED_1000:
return "1Gbps";
case SPEED_2500:
return "2.5Gbps";
case SPEED_10000:
return "10Gbps";
case SPEED_UNKNOWN:
return "Unknown";
default:
return "Unsupported";
}
}
static void xgbe_phy_print_status(struct xgbe_prv_data *pdata)
{
if (pdata->phy.link)
device_printf(pdata->dev,
"Link is CONNECTED - %s/%s - flow control %s\n",
xgbe_phy_speed_string(pdata->phy.speed),
pdata->phy.duplex == DUPLEX_FULL ? "Full" : "Half",
xgbe_phy_fc_string(pdata));
else
device_printf(pdata->dev, "Link is NOT CONNECTED\n");
}
static void xgbe_phy_adjust_link(struct xgbe_prv_data *pdata) static void xgbe_phy_adjust_link(struct xgbe_prv_data *pdata)
{ {
int new_state = 0;
if (pdata->phy.link) { if (pdata->phy.link) {
/* Flow control support */ /* Flow control support */
pdata->pause_autoneg = pdata->phy.pause_autoneg; pdata->pause_autoneg = pdata->phy.pause_autoneg;
if (pdata->tx_pause != pdata->phy.tx_pause) { if (pdata->tx_pause != pdata->phy.tx_pause) {
new_state = 1;
pdata->hw_if.config_tx_flow_control(pdata); pdata->hw_if.config_tx_flow_control(pdata);
pdata->tx_pause = pdata->phy.tx_pause; pdata->tx_pause = pdata->phy.tx_pause;
} }
if (pdata->rx_pause != pdata->phy.rx_pause) { if (pdata->rx_pause != pdata->phy.rx_pause) {
new_state = 1;
pdata->hw_if.config_rx_flow_control(pdata); pdata->hw_if.config_rx_flow_control(pdata);
pdata->rx_pause = pdata->phy.rx_pause; pdata->rx_pause = pdata->phy.rx_pause;
} }
/* Speed support */ /* Speed support */
if (pdata->phy_speed != pdata->phy.speed) { if (pdata->phy_speed != pdata->phy.speed) {
new_state = 1;
pdata->phy_speed = pdata->phy.speed; pdata->phy_speed = pdata->phy.speed;
} }
if (pdata->phy_link != pdata->phy.link) { if (pdata->phy_link != pdata->phy.link) {
new_state = 1;
pdata->phy_link = pdata->phy.link; pdata->phy_link = pdata->phy.link;
} }
} else if (pdata->phy_link) { } else if (pdata->phy_link) {
new_state = 1;
pdata->phy_link = 0; pdata->phy_link = 0;
pdata->phy_speed = SPEED_UNKNOWN; pdata->phy_speed = SPEED_UNKNOWN;
} }
if (new_state)
xgbe_phy_print_status(pdata);
} }
static int xgbe_phy_config_fixed(struct xgbe_prv_data *pdata) static int xgbe_phy_config_fixed(struct xgbe_prv_data *pdata)
{ {
enum xgbe_mode mode;
/* Disable auto-negotiation */ /* Disable auto-negotiation */
xgbe_disable_an(pdata); xgbe_an_disable(pdata);
/* Validate/Set specified speed */ /* Set specified speed */
switch (pdata->phy.speed) { mode = pdata->phy_if.phy_impl.get_mode(pdata, pdata->phy.speed);
case SPEED_10000: switch (mode) {
xgbe_set_mode(pdata, XGBE_MODE_KR); case XGBE_MODE_KX_1000:
case XGBE_MODE_KX_2500:
case XGBE_MODE_KR:
xgbe_set_mode(pdata, mode);
break; break;
case XGBE_MODE_UNKNOWN:
case SPEED_2500:
case SPEED_1000:
xgbe_set_mode(pdata, XGBE_MODE_KX);
break;
default: default:
return -EINVAL; return (-EINVAL);
} }
/* Validate duplex mode */ /* Validate duplex mode */
if (pdata->phy.duplex != DUPLEX_FULL) if (pdata->phy.duplex != DUPLEX_FULL)
return -EINVAL; return (-EINVAL);
return 0; return (0);
} }
static int __xgbe_phy_config_aneg(struct xgbe_prv_data *pdata) static int __xgbe_phy_config_aneg(struct xgbe_prv_data *pdata, bool set_mode)
{ {
int ret;
sx_xlock(&pdata->an_mutex);
set_bit(XGBE_LINK_INIT, &pdata->dev_state); set_bit(XGBE_LINK_INIT, &pdata->dev_state);
pdata->link_check = ticks; pdata->link_check = ticks;
if (pdata->phy.autoneg != AUTONEG_ENABLE) ret = pdata->phy_if.phy_impl.an_config(pdata);
return xgbe_phy_config_fixed(pdata); if (ret)
goto out;
if (pdata->phy.autoneg != AUTONEG_ENABLE) {
ret = xgbe_phy_config_fixed(pdata);
if (ret || !pdata->kr_redrv)
goto out;
}
/* Disable auto-negotiation interrupt */ /* Disable auto-negotiation interrupt */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0);
/* Clear any auto-negotitation interrupts */ /* Clear any auto-negotitation interrupts */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0);
/* Start auto-negotiation in a supported mode */ /* Start auto-negotiation in a supported mode */
if (pdata->phy.advertising & ADVERTISED_10000baseKR_Full) { if (set_mode) {
/* Start auto-negotiation in a supported mode */
if (xgbe_use_mode(pdata, XGBE_MODE_KR)) {
xgbe_set_mode(pdata, XGBE_MODE_KR); xgbe_set_mode(pdata, XGBE_MODE_KR);
} else if ((pdata->phy.advertising & ADVERTISED_1000baseKX_Full) || } else if (xgbe_use_mode(pdata, XGBE_MODE_KX_2500)) {
(pdata->phy.advertising & ADVERTISED_2500baseX_Full)) { xgbe_set_mode(pdata, XGBE_MODE_KX_2500);
xgbe_set_mode(pdata, XGBE_MODE_KX); } else if (xgbe_use_mode(pdata, XGBE_MODE_KX_1000)) {
xgbe_set_mode(pdata, XGBE_MODE_KX_1000);
} else { } else {
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0x07); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0x07);
return -EINVAL; ret = -EINVAL;
goto out;
} }
}
/* Disable and stop any in progress auto-negotiation */ /* Disable and stop any in progress auto-negotiation */
xgbe_disable_an(pdata); xgbe_an_disable_all(pdata);
/* Clear any auto-negotitation interrupts */ /* Clear any auto-negotitation interrupts */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0);
pdata->an_result = XGBE_AN_READY; pdata->an_result = XGBE_AN_READY;
pdata->an_state = XGBE_AN_READY; pdata->an_state = XGBE_AN_READY;
pdata->kr_state = XGBE_RX_BPA; pdata->kr_state = XGBE_RX_BPA;
pdata->kx_state = XGBE_RX_BPA; pdata->kx_state = XGBE_RX_BPA;
/* Re-enable auto-negotiation interrupt */ /* Re-enable auto-negotiation interrupt */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0x07); XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0x07);
/* Set up advertisement registers based on current settings */ /* Set up advertisement registers based on current settings */
xgbe_an_init(pdata); xgbe_an_init(pdata);
/* Enable and start auto-negotiation */ /* Enable and start auto-negotiation */
xgbe_restart_an(pdata); xgbe_an_restart(pdata);
return 0; out:
}
static int xgbe_phy_config_aneg(struct xgbe_prv_data *pdata)
{
int ret;
sx_xlock(&pdata->an_mutex);
ret = __xgbe_phy_config_aneg(pdata);
if (ret) if (ret)
set_bit(XGBE_LINK_ERR, &pdata->dev_state); set_bit(XGBE_LINK_ERR, &pdata->dev_state);
else else
clear_bit(XGBE_LINK_ERR, &pdata->dev_state); clear_bit(XGBE_LINK_ERR, &pdata->dev_state);
sx_unlock(&pdata->an_mutex); sx_unlock(&pdata->an_mutex);
return ret; return (ret);
} }
static int xgbe_phy_config_aneg(struct xgbe_prv_data *pdata)
{
return __xgbe_phy_config_aneg(pdata, true);
}
static int xgbe_phy_reconfig_aneg(struct xgbe_prv_data *pdata)
{
return __xgbe_phy_config_aneg(pdata, false);
}
static bool xgbe_phy_aneg_done(struct xgbe_prv_data *pdata) static bool xgbe_phy_aneg_done(struct xgbe_prv_data *pdata)
{ {
return (pdata->an_result == XGBE_AN_COMPLETE); return (pdata->an_result == XGBE_AN_COMPLETE);
} }
static void xgbe_check_link_timeout(struct xgbe_prv_data *pdata) static void xgbe_check_link_timeout(struct xgbe_prv_data *pdata)
{ {
unsigned long link_timeout; unsigned long link_timeout;
link_timeout = pdata->link_check + (XGBE_LINK_TIMEOUT * hz); link_timeout = pdata->link_check + (XGBE_LINK_TIMEOUT * hz);
if ((int)(ticks - link_timeout) >= 0) { if ((int)(ticks - link_timeout) >= 0) {
xgbe_phy_config_aneg(pdata); xgbe_phy_config_aneg(pdata);
} }
} }
static void xgbe_phy_status_force(struct xgbe_prv_data *pdata) static enum xgbe_mode xgbe_phy_status_aneg(struct xgbe_prv_data *pdata)
{ {
if (xgbe_in_kr_mode(pdata)) { return pdata->phy_if.phy_impl.an_outcome(pdata);
pdata->phy.speed = SPEED_10000;
} else {
switch (pdata->speed_set) {
case XGBE_SPEEDSET_1000_10000:
pdata->phy.speed = SPEED_1000;
break;
case XGBE_SPEEDSET_2500_10000:
pdata->phy.speed = SPEED_2500;
break;
} }
}
pdata->phy.duplex = DUPLEX_FULL;
}
static void xgbe_phy_status_aneg(struct xgbe_prv_data *pdata) static void xgbe_phy_status_result(struct xgbe_prv_data *pdata)
{ {
unsigned int ad_reg, lp_reg; enum xgbe_mode mode;
pdata->phy.lp_advertising = 0; XGBE_ZERO_LP_ADV(&pdata->phy);
if ((pdata->phy.autoneg != AUTONEG_ENABLE) || pdata->parallel_detect) if ((pdata->phy.autoneg != AUTONEG_ENABLE) || pdata->parallel_detect)
return xgbe_phy_status_force(pdata); mode = xgbe_cur_mode(pdata);
else
mode = xgbe_phy_status_aneg(pdata);
pdata->phy.lp_advertising |= ADVERTISED_Autoneg; switch (mode) {
pdata->phy.lp_advertising |= ADVERTISED_Backplane; case XGBE_MODE_KX_1000:
/* Compare Advertisement and Link Partner register 1 */
ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE);
lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA);
if (lp_reg & 0x400)
pdata->phy.lp_advertising |= ADVERTISED_Pause;
if (lp_reg & 0x800)
pdata->phy.lp_advertising |= ADVERTISED_Asym_Pause;
if (pdata->phy.pause_autoneg) {
/* Set flow control based on auto-negotiation result */
pdata->phy.tx_pause = 0;
pdata->phy.rx_pause = 0;
if (ad_reg & lp_reg & 0x400) {
pdata->phy.tx_pause = 1;
pdata->phy.rx_pause = 1;
} else if (ad_reg & lp_reg & 0x800) {
if (ad_reg & 0x400)
pdata->phy.rx_pause = 1;
else if (lp_reg & 0x400)
pdata->phy.tx_pause = 1;
}
}
/* Compare Advertisement and Link Partner register 2 */
ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 1);
lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA + 1);
if (lp_reg & 0x80)
pdata->phy.lp_advertising |= ADVERTISED_10000baseKR_Full;
if (lp_reg & 0x20) {
switch (pdata->speed_set) {
case XGBE_SPEEDSET_1000_10000:
pdata->phy.lp_advertising |= ADVERTISED_1000baseKX_Full;
break;
case XGBE_SPEEDSET_2500_10000:
pdata->phy.lp_advertising |= ADVERTISED_2500baseX_Full;
break;
}
}
ad_reg &= lp_reg;
if (ad_reg & 0x80) {
pdata->phy.speed = SPEED_10000;
xgbe_set_mode(pdata, XGBE_MODE_KR);
} else if (ad_reg & 0x20) {
switch (pdata->speed_set) {
case XGBE_SPEEDSET_1000_10000:
pdata->phy.speed = SPEED_1000; pdata->phy.speed = SPEED_1000;
break; break;
case XGBE_MODE_KX_2500:
case XGBE_SPEEDSET_2500_10000:
pdata->phy.speed = SPEED_2500; pdata->phy.speed = SPEED_2500;
break; break;
} case XGBE_MODE_KR:
pdata->phy.speed = SPEED_10000;
xgbe_set_mode(pdata, XGBE_MODE_KX); break;
} else { case XGBE_MODE_UNKNOWN:
default:
pdata->phy.speed = SPEED_UNKNOWN; pdata->phy.speed = SPEED_UNKNOWN;
} }
/* Compare Advertisement and Link Partner register 3 */ pdata->phy.duplex = DUPLEX_FULL;
ad_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_ADVERTISE + 2);
lp_reg = XMDIO_READ(pdata, MDIO_MMD_AN, MDIO_AN_LPA + 2); if (xgbe_set_mode(pdata, mode) && pdata->an_again)
xgbe_phy_reconfig_aneg(pdata);
} }
static void xgbe_phy_status(struct xgbe_prv_data *pdata) static void xgbe_phy_status(struct xgbe_prv_data *pdata)
{ {
unsigned int reg, link_aneg; bool link_aneg;
int an_restart;
if (test_bit(XGBE_LINK_ERR, &pdata->dev_state)) { if (test_bit(XGBE_LINK_ERR, &pdata->dev_state)) {
pdata->phy.link = 0; pdata->phy.link = 0;
goto adjust_link; goto adjust_link;
} }
link_aneg = (pdata->phy.autoneg == AUTONEG_ENABLE); link_aneg = (pdata->phy.autoneg == AUTONEG_ENABLE);
/* Get the link status. Link status is latched low, so read /* Get the link status. Link status is latched low, so read
* once to clear and then read again to get current state * once to clear and then read again to get current state
*/ */
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_STAT1); pdata->phy.link = pdata->phy_if.phy_impl.link_status(pdata,
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_STAT1); &an_restart);
pdata->phy.link = (reg & MDIO_STAT1_LSTATUS) ? 1 : 0;
if (pdata->phy.link) { if (pdata->phy.link) {
if (link_aneg && !xgbe_phy_aneg_done(pdata)) { if (link_aneg && !xgbe_phy_aneg_done(pdata)) {
xgbe_check_link_timeout(pdata); xgbe_check_link_timeout(pdata);
return; return;
} }
xgbe_phy_status_aneg(pdata); xgbe_phy_status_result(pdata);
if (test_bit(XGBE_LINK_INIT, &pdata->dev_state)) if (test_bit(XGBE_LINK_INIT, &pdata->dev_state))
clear_bit(XGBE_LINK_INIT, &pdata->dev_state); clear_bit(XGBE_LINK_INIT, &pdata->dev_state);
} else { } else {
if (test_bit(XGBE_LINK_INIT, &pdata->dev_state)) { if (test_bit(XGBE_LINK_INIT, &pdata->dev_state)) {
xgbe_check_link_timeout(pdata); xgbe_check_link_timeout(pdata);
if (link_aneg) if (link_aneg)
return; return;
} }
xgbe_phy_status_aneg(pdata); xgbe_phy_status_result(pdata);
} }
adjust_link: adjust_link:
xgbe_phy_adjust_link(pdata); xgbe_phy_adjust_link(pdata);
} }
static void xgbe_phy_stop(struct xgbe_prv_data *pdata) static void xgbe_phy_stop(struct xgbe_prv_data *pdata)
{ {
if (!pdata->phy_started)
return;
/* Indicate the PHY is down */
pdata->phy_started = 0;
/* Disable auto-negotiation */ /* Disable auto-negotiation */
xgbe_disable_an(pdata); xgbe_an_disable_all(pdata);
/* Disable auto-negotiation interrupts */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0);
bus_teardown_intr(pdata->dev, pdata->an_irq_res, pdata->an_irq_tag); bus_teardown_intr(pdata->dev, pdata->an_irq_res, pdata->an_irq_tag);
pdata->phy_if.phy_impl.stop(pdata);
pdata->phy.link = 0; pdata->phy.link = 0;
xgbe_phy_adjust_link(pdata); xgbe_phy_adjust_link(pdata);
} }
static int xgbe_phy_start(struct xgbe_prv_data *pdata) static int xgbe_phy_start(struct xgbe_prv_data *pdata)
{ {
int ret; int ret;
ret = pdata->phy_if.phy_impl.start(pdata);
if (ret) {
device_printf(pdata->dev, "%s: impl start ret %d\n", __func__, ret);
return (-ret);
}
ret = bus_setup_intr(pdata->dev, pdata->an_irq_res, ret = bus_setup_intr(pdata->dev, pdata->an_irq_res,
INTR_MPSAFE | INTR_TYPE_NET, NULL, xgbe_an_isr, pdata, INTR_MPSAFE | INTR_TYPE_NET, NULL, xgbe_an_isr, pdata,
&pdata->an_irq_tag); &pdata->an_irq_tag);
if (ret) { if (ret) {
return -ret; return (-ret);
} }
/* Set initial mode - call the mode setting routines /* Set initial mode - call the mode setting routines
* directly to insure we are properly configured * directly to insure we are properly configured
*/ */
if (xgbe_use_xgmii_mode(pdata)) { if (xgbe_use_mode(pdata, XGBE_MODE_KR)) {
xgbe_xgmii_mode(pdata); xgbe_kr_mode(pdata);
} else if (xgbe_use_gmii_mode(pdata)) { } else if (xgbe_use_mode(pdata, XGBE_MODE_KX_2500)) {
xgbe_gmii_mode(pdata); xgbe_kx_2500_mode(pdata);
} else if (xgbe_use_gmii_2500_mode(pdata)) { } else if (xgbe_use_mode(pdata, XGBE_MODE_KX_1000)) {
xgbe_gmii_2500_mode(pdata); xgbe_kx_1000_mode(pdata);
} else { } else {
ret = -EINVAL; ret = -EINVAL;
goto err_irq; goto err_stop;
} }
/* Indicate the PHY is up and running */
pdata->phy_started = 1;
/* Set up advertisement registers based on current settings */ /* Set up advertisement registers based on current settings */
xgbe_an_init(pdata); xgbe_an_init(pdata);
/* Enable auto-negotiation interrupts */ /* Enable auto-negotiation interrupts */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INTMASK, 0x07); xgbe_an_enable_interrupts(pdata);
return xgbe_phy_config_aneg(pdata); return xgbe_phy_config_aneg(pdata);
err_irq: err_stop:
bus_teardown_intr(pdata->dev, pdata->an_irq_res, pdata->an_irq_tag); bus_teardown_intr(pdata->dev, pdata->an_irq_res, pdata->an_irq_tag);
return ret; pdata->phy_if.phy_impl.stop(pdata);
return (ret);
} }
static int xgbe_phy_reset(struct xgbe_prv_data *pdata) static int xgbe_phy_reset(struct xgbe_prv_data *pdata)
{ {
unsigned int count, reg; int ret;
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL1); ret = pdata->phy_if.phy_impl.reset(pdata);
reg |= MDIO_CTRL1_RESET; if (ret) {
XMDIO_WRITE(pdata, MDIO_MMD_PCS, MDIO_CTRL1, reg); device_printf(pdata->dev, "%s: impl phy reset %d\n", __func__, ret);
return (ret);
}
count = 50;
do {
DELAY(20);
reg = XMDIO_READ(pdata, MDIO_MMD_PCS, MDIO_CTRL1);
} while ((reg & MDIO_CTRL1_RESET) && --count);
if (reg & MDIO_CTRL1_RESET)
return -ETIMEDOUT;
/* Disable auto-negotiation for now */ /* Disable auto-negotiation for now */
xgbe_disable_an(pdata); xgbe_an_disable_all(pdata);
/* Clear auto-negotiation interrupts */ /* Clear auto-negotiation interrupts */
XMDIO_WRITE(pdata, MDIO_MMD_AN, MDIO_AN_INT, 0); xgbe_an_clear_interrupts_all(pdata);
return 0; return (0);
} }
static void xgbe_phy_init(struct xgbe_prv_data *pdata) static void xgbe_phy_exit(struct xgbe_prv_data *pdata)
{ {
pdata->phy_if.phy_impl.exit(pdata);
}
static int xgbe_phy_init(struct xgbe_prv_data *pdata)
{
int ret = 0;
sx_init(&pdata->an_mutex, "axgbe AN lock"); sx_init(&pdata->an_mutex, "axgbe AN lock");
pdata->mdio_mmd = MDIO_MMD_PCS; pdata->mdio_mmd = MDIO_MMD_PCS;
/* Initialize supported features */ /* Initialize supported features */
pdata->phy.supported = SUPPORTED_Autoneg;
pdata->phy.supported |= SUPPORTED_Pause | SUPPORTED_Asym_Pause;
pdata->phy.supported |= SUPPORTED_Backplane;
pdata->phy.supported |= SUPPORTED_10000baseKR_Full;
switch (pdata->speed_set) {
case XGBE_SPEEDSET_1000_10000:
pdata->phy.supported |= SUPPORTED_1000baseKX_Full;
break;
case XGBE_SPEEDSET_2500_10000:
pdata->phy.supported |= SUPPORTED_2500baseX_Full;
break;
}
pdata->fec_ability = XMDIO_READ(pdata, MDIO_MMD_PMAPMD, pdata->fec_ability = XMDIO_READ(pdata, MDIO_MMD_PMAPMD,
MDIO_PMA_10GBR_FECABLE); MDIO_PMA_10GBR_FECABLE);
pdata->fec_ability &= (MDIO_PMA_10GBR_FECABLE_ABLE | pdata->fec_ability &= (MDIO_PMA_10GBR_FECABLE_ABLE |
MDIO_PMA_10GBR_FECABLE_ERRABLE); MDIO_PMA_10GBR_FECABLE_ERRABLE);
if (pdata->fec_ability & MDIO_PMA_10GBR_FECABLE_ABLE)
pdata->phy.supported |= SUPPORTED_10000baseR_FEC;
pdata->phy.advertising = pdata->phy.supported; /* Setup the phy (including supported features) */
ret = pdata->phy_if.phy_impl.init(pdata);
if (ret)
return (ret);
/* Copy supported link modes to advertising link modes */
XGBE_LM_COPY(&pdata->phy, advertising, &pdata->phy, supported);
pdata->phy.address = 0; pdata->phy.address = 0;
pdata->phy.autoneg = AUTONEG_ENABLE; pdata->phy.autoneg = AUTONEG_ENABLE;
pdata->phy.speed = SPEED_UNKNOWN; pdata->phy.speed = SPEED_UNKNOWN;
pdata->phy.duplex = DUPLEX_UNKNOWN; pdata->phy.duplex = DUPLEX_UNKNOWN;
pdata->phy.link = 0; pdata->phy.link = 0;
pdata->phy.pause_autoneg = pdata->pause_autoneg; pdata->phy.pause_autoneg = pdata->pause_autoneg;
pdata->phy.tx_pause = pdata->tx_pause; pdata->phy.tx_pause = pdata->tx_pause;
pdata->phy.rx_pause = pdata->rx_pause; pdata->phy.rx_pause = pdata->rx_pause;
/* Fix up Flow Control advertising */ /* Fix up Flow Control advertising */
pdata->phy.advertising &= ~ADVERTISED_Pause; XGBE_CLR_ADV(&pdata->phy, Pause);
pdata->phy.advertising &= ~ADVERTISED_Asym_Pause; XGBE_CLR_ADV(&pdata->phy, Asym_Pause);
if (pdata->rx_pause) { if (pdata->rx_pause) {
pdata->phy.advertising |= ADVERTISED_Pause; XGBE_SET_ADV(&pdata->phy, Pause);
pdata->phy.advertising |= ADVERTISED_Asym_Pause; XGBE_SET_ADV(&pdata->phy, Asym_Pause);
} }
if (pdata->tx_pause) if (pdata->tx_pause) {
pdata->phy.advertising ^= ADVERTISED_Asym_Pause; /* Equivalent to XOR of Asym_Pause */
if (XGBE_ADV(&pdata->phy, Asym_Pause))
XGBE_CLR_ADV(&pdata->phy, Asym_Pause);
else
XGBE_SET_ADV(&pdata->phy, Asym_Pause);
} }
return (0);
}
void xgbe_init_function_ptrs_phy(struct xgbe_phy_if *phy_if) void xgbe_init_function_ptrs_phy(struct xgbe_phy_if *phy_if)
{ {
phy_if->phy_init = xgbe_phy_init; phy_if->phy_init = xgbe_phy_init;
phy_if->phy_exit = xgbe_phy_exit;
phy_if->phy_reset = xgbe_phy_reset; phy_if->phy_reset = xgbe_phy_reset;
phy_if->phy_start = xgbe_phy_start; phy_if->phy_start = xgbe_phy_start;
phy_if->phy_stop = xgbe_phy_stop; phy_if->phy_stop = xgbe_phy_stop;
phy_if->phy_status = xgbe_phy_status; phy_if->phy_status = xgbe_phy_status;
phy_if->phy_config_aneg = xgbe_phy_config_aneg; phy_if->phy_config_aneg = xgbe_phy_config_aneg;
} }