Changeset View
Changeset View
Standalone View
Standalone View
sys/dev/mmc/mmcreg.h
Show First 20 Lines • Show All 543 Lines • ▼ Show 20 Lines | |||||
#define SD_IO_RW_FUNC(x) (((x) & 0x7) << 28) | #define SD_IO_RW_FUNC(x) (((x) & 0x7) << 28) | ||||
#define SD_IO_RW_RAW (1u << 27) | #define SD_IO_RW_RAW (1u << 27) | ||||
#define SD_IO_RW_INCR (1u << 26) | #define SD_IO_RW_INCR (1u << 26) | ||||
#define SD_IO_RW_ADR(x) (((x) & 0x1FFFF) << 9) | #define SD_IO_RW_ADR(x) (((x) & 0x1FFFF) << 9) | ||||
#define SD_IO_RW_DAT(x) (((x) & 0xFF) << 0) | #define SD_IO_RW_DAT(x) (((x) & 0xFF) << 0) | ||||
#define SD_IO_RW_LEN(x) (((x) & 0xFF) << 0) | #define SD_IO_RW_LEN(x) (((x) & 0xFF) << 0) | ||||
#define SD_IOE_RW_LEN(x) (((x) & 0x1FF) << 0) | #define SD_IOE_RW_LEN(x) (((x) & 0x1FF) << 0) | ||||
#define SD_IOE_RW_ADR(x) (((x) & 0x1FFFF) << 9) | |||||
#define SD_IOE_RW_INCR (1u << 26) | |||||
#define SD_IOE_RW_BLK (1u << 27) | #define SD_IOE_RW_BLK (1u << 27) | ||||
#define SD_IOE_RW_FUNC(x) (((x) & 0x7) << 28) | |||||
#define SD_IOE_RW_WR (1u << 31) | |||||
/* Card Common Control Registers (CCCR) */ | /* Card Common Control Registers (CCCR) */ | ||||
#define SD_IO_CCCR_START 0x00000 | #define SD_IO_CCCR_START 0x00000 | ||||
#define SD_IO_CCCR_SIZE 0x100 | #define SD_IO_CCCR_SIZE 0x100 | ||||
#define SD_IO_CCCR_FN_ENABLE 0x02 | #define SD_IO_CCCR_FN_ENABLE 0x02 | ||||
#define SD_IO_CCCR_FN_READY 0x03 | #define SD_IO_CCCR_FN_READY 0x03 | ||||
#define SD_IO_CCCR_INT_ENABLE 0x04 | #define SD_IO_CCCR_INT_ENABLE 0x04 | ||||
#define SD_IO_CCCR_INT_PENDING 0x05 | #define SD_IO_CCCR_INT_PENDING 0x05 | ||||
#define SD_IO_CCCR_CTL 0x06 | #define SD_IO_CCCR_CTL 0x06 | ||||
#define CCCR_CTL_RES (1 << 3) | #define CCCR_CTL_RES (1 << 3) | ||||
#define SD_IO_CCCR_BUS_WIDTH 0x07 | #define SD_IO_CCCR_BUS_WIDTH 0x07 | ||||
#define CCCR_BUS_WIDTH_4 (1 << 1) | #define CCCR_BUS_WIDTH_4 (1 << 1) | ||||
#define CCCR_BUS_WIDTH_1 (1 << 0) | #define CCCR_BUS_WIDTH_1 (1 << 0) | ||||
#define SD_IO_CCCR_CARDCAP 0x08 | #define SD_IO_CCCR_CARDCAP 0x08 | ||||
#define SD_IO_CCCR_CISPTR 0x09 /* XXX 9-10, 10-11, or 9-12 */ | #define CCCR_CC_SMB (1 << 1) | ||||
#define SD_IO_CCCR_CISPTR 0x09 /* 0x09 - 0x0B */ | |||||
#define SD_IO_CCCR_FN0_BLKSZ 0x10 /* 0x10 - 0x11 */ | |||||
/* Function Basic Registers (FBR) */ | /* Function Basic Registers (FBR) */ | ||||
#define SD_IO_FBR_START 0x00100 | #define SD_IO_FBR_START 0x00100 | ||||
#define SD_IO_FBR_SIZE 0x00700 | #define SD_IO_FBR_SIZE 0x00700 | ||||
#define SD_IO_FBR_START_F(n) (SD_IO_FBR_START + (n-1) * 0x00100) | |||||
imp: 0x00100 is a magic number, Would SD_IO_CCCR_SIZE or some new constant be more appropriate?
| |||||
#define SD_IO_FBR_CIS_OFFSET 0x9 | |||||
#define SD_IO_FBR_IOBLKSZ 0x10 | |||||
/* Card Information Structure (CIS) */ | /* Card Information Structure (CIS) */ | ||||
#define SD_IO_CIS_START 0x01000 | #define SD_IO_CIS_START 0x01000 | ||||
#define SD_IO_CIS_SIZE 0x17000 | #define SD_IO_CIS_SIZE 0x17000 | ||||
/* CIS tuple codes (based on PC Card 16) */ | /* CIS tuple codes (based on PC Card 16) */ | ||||
#define SD_IO_CISTPL_VERS_1 0x15 | #define SD_IO_CISTPL_VERS_1 0x15 | ||||
#define SD_IO_CISTPL_MANFID 0x20 | #define SD_IO_CISTPL_MANFID 0x20 | ||||
▲ Show 20 Lines • Show All 146 Lines • Show Last 20 Lines |
0x00100 is a magic number, Would SD_IO_CCCR_SIZE or some new constant be more appropriate?