Changeset View
Changeset View
Standalone View
Standalone View
head/sys/arm/mv/mvvar.h
Show First 20 Lines • Show All 49 Lines • ▼ Show 20 Lines | |||||
#include <dev/ofw/openfirm.h> | #include <dev/ofw/openfirm.h> | ||||
#define MV_TYPE_PCI 0 | #define MV_TYPE_PCI 0 | ||||
#define MV_TYPE_PCIE 1 | #define MV_TYPE_PCIE 1 | ||||
#define MV_MODE_ENDPOINT 0 | #define MV_MODE_ENDPOINT 0 | ||||
#define MV_MODE_ROOT 1 | #define MV_MODE_ROOT 1 | ||||
enum soc_family{ | |||||
MV_SOC_ARMADA_38X = 0x00, | |||||
MV_SOC_ARMADA_XP = 0x01, | |||||
MV_SOC_ARMV5 = 0x02, | |||||
MV_SOC_UNSUPPORTED = 0xff, | |||||
}; | |||||
struct gpio_config { | struct gpio_config { | ||||
int gc_gpio; /* GPIO number */ | int gc_gpio; /* GPIO number */ | ||||
uint32_t gc_flags; /* GPIO flags */ | uint32_t gc_flags; /* GPIO flags */ | ||||
int gc_output; /* GPIO output value */ | int gc_output; /* GPIO output value */ | ||||
}; | }; | ||||
struct decode_win { | struct decode_win { | ||||
int target; /* Mbus unit ID */ | int target; /* Mbus unit ID */ | ||||
Show All 39 Lines | |||||
uint32_t cpu_extra_feat(void); | uint32_t cpu_extra_feat(void); | ||||
uint32_t get_tclk(void); | uint32_t get_tclk(void); | ||||
uint32_t get_cpu_freq(void); | uint32_t get_cpu_freq(void); | ||||
uint32_t get_l2clk(void); | uint32_t get_l2clk(void); | ||||
uint32_t read_cpu_ctrl(uint32_t); | uint32_t read_cpu_ctrl(uint32_t); | ||||
void write_cpu_ctrl(uint32_t, uint32_t); | void write_cpu_ctrl(uint32_t, uint32_t); | ||||
#if defined(SOC_MV_ARMADAXP) || defined(SOC_MV_ARMADA38X) | |||||
uint32_t read_cpu_mp_clocks(uint32_t reg); | uint32_t read_cpu_mp_clocks(uint32_t reg); | ||||
void write_cpu_mp_clocks(uint32_t reg, uint32_t val); | void write_cpu_mp_clocks(uint32_t reg, uint32_t val); | ||||
uint32_t read_cpu_misc(uint32_t reg); | uint32_t read_cpu_misc(uint32_t reg); | ||||
void write_cpu_misc(uint32_t reg, uint32_t val); | void write_cpu_misc(uint32_t reg, uint32_t val); | ||||
#endif | |||||
int mv_pcib_bar_win_set(device_t dev, uint32_t base, uint32_t size, | int mv_pcib_bar_win_set(device_t dev, uint32_t base, uint32_t size, | ||||
uint32_t remap, int winno, int busno); | uint32_t remap, int winno, int busno); | ||||
int mv_pcib_cpu_win_remap(device_t dev, uint32_t remap, uint32_t size); | int mv_pcib_cpu_win_remap(device_t dev, uint32_t remap, uint32_t size); | ||||
void mv_mask_endpoint_irq(uintptr_t nb, int unit); | void mv_mask_endpoint_irq(uintptr_t nb, int unit); | ||||
void mv_unmask_endpoint_irq(uintptr_t nb, int unit); | void mv_unmask_endpoint_irq(uintptr_t nb, int unit); | ||||
Show All 10 Lines | |||||
int mv_msi_data(int irq, uint64_t *addr, uint32_t *data); | int mv_msi_data(int irq, uint64_t *addr, uint32_t *data); | ||||
struct devmap_entry; | struct devmap_entry; | ||||
int mv_pci_devmap(phandle_t, struct devmap_entry *, vm_offset_t, | int mv_pci_devmap(phandle_t, struct devmap_entry *, vm_offset_t, | ||||
vm_offset_t); | vm_offset_t); | ||||
int fdt_localbus_devmap(phandle_t, struct devmap_entry *, int, int *); | int fdt_localbus_devmap(phandle_t, struct devmap_entry *, int, int *); | ||||
enum soc_family mv_check_soc_family(void); | |||||
#endif /* _MVVAR_H_ */ | #endif /* _MVVAR_H_ */ |