Changeset View
Changeset View
Standalone View
Standalone View
head/sys/arm/mv/mvreg.h
| Show First 20 Lines • Show All 48 Lines • ▼ Show 20 Lines | |||||
| #define FIQ_MASK_ERROR 0x1C | #define FIQ_MASK_ERROR 0x1C | ||||
| #define FIQ_MASK 0x20 | #define FIQ_MASK 0x20 | ||||
| #define FIQ_MASK_HI 0x24 | #define FIQ_MASK_HI 0x24 | ||||
| #define FIQ_CAUSE_SELECT 0x28 | #define FIQ_CAUSE_SELECT 0x28 | ||||
| #define ENDPOINT_IRQ_MASK_ERROR(n) 0x2C | #define ENDPOINT_IRQ_MASK_ERROR(n) 0x2C | ||||
| #define ENDPOINT_IRQ_MASK(n) 0x30 | #define ENDPOINT_IRQ_MASK(n) 0x30 | ||||
| #define ENDPOINT_IRQ_MASK_HI(n) 0x34 | #define ENDPOINT_IRQ_MASK_HI(n) 0x34 | ||||
| #define ENDPOINT_IRQ_CAUSE_SELECT 0x38 | #define ENDPOINT_IRQ_CAUSE_SELECT 0x38 | ||||
| #elif defined (SOC_MV_ARMADAXP) | |||||
| #define IRQ_CAUSE 0x18 | |||||
| #define IRQ_MASK 0x30 | |||||
| #elif defined (SOC_MV_ARMADA38X) | |||||
| #define MSI_IRQ 0x3ff | |||||
| #define ERR_IRQ 0x3ff | |||||
| #else | #else | ||||
| #define IRQ_CAUSE 0x0 | #define IRQ_CAUSE 0x0 | ||||
| #define IRQ_MASK 0x4 | #define IRQ_MASK 0x4 | ||||
| #define FIQ_MASK 0x8 | #define FIQ_MASK 0x8 | ||||
| #define ENDPOINT_IRQ_MASK(n) 0xC | #define ENDPOINT_IRQ_MASK(n) 0xC | ||||
| #define IRQ_CAUSE_HI 0x10 | #define IRQ_CAUSE_HI 0x10 | ||||
| #define IRQ_MASK_HI 0x14 | #define IRQ_MASK_HI 0x14 | ||||
| #define FIQ_MASK_HI 0x18 | #define FIQ_MASK_HI 0x18 | ||||
| #define ENDPOINT_IRQ_MASK_HI(n) 0x1C | #define ENDPOINT_IRQ_MASK_HI(n) 0x1C | ||||
| #define ENDPOINT_IRQ_MASK_ERROR(n) (-1) | #define ENDPOINT_IRQ_MASK_ERROR(n) (-1) | ||||
| #define IRQ_CAUSE_ERROR (-1) /* Fake defines for unified */ | #define IRQ_CAUSE_ERROR (-1) /* Fake defines for unified */ | ||||
| #define IRQ_MASK_ERROR (-1) /* interrupt controller code */ | #define IRQ_MASK_ERROR (-1) /* interrupt controller code */ | ||||
| #endif | #endif | ||||
| #define MAIN_IRQ_NUM 116 | |||||
| #define ERR_IRQ_NUM 32 | |||||
| #define ERR_IRQ (MAIN_IRQ_NUM) | |||||
| #define MSI_IRQ (ERR_IRQ + ERR_IRQ_NUM) | |||||
| #define MSI_IRQ_NUM 32 | |||||
| #define IRQ_CPU_SELF 0x00000001 | |||||
| #if defined(SOC_MV_ARMADAXP) | #if defined(SOC_MV_ARMADAXP) | ||||
| #define BRIDGE_IRQ_CAUSE 0x68 | #define BRIDGE_IRQ_CAUSE 0x68 | ||||
| #define IRQ_TIMER0 0x00000001 | #define IRQ_TIMER0 0x00000001 | ||||
| #define IRQ_TIMER1 0x00000002 | #define IRQ_TIMER1 0x00000002 | ||||
| #define IRQ_TIMER_WD 0x00000004 | #define IRQ_TIMER_WD 0x00000004 | ||||
| #else | #else | ||||
| #define BRIDGE_IRQ_CAUSE 0x10 | #define BRIDGE_IRQ_CAUSE 0x10 | ||||
| #define IRQ_CPU_SELF 0x00000001 | #define IRQ_CPU_SELF 0x00000001 | ||||
| ▲ Show 20 Lines • Show All 377 Lines • Show Last 20 Lines | |||||