Changeset View
Changeset View
Standalone View
Standalone View
head/sys/powerpc/aim/trap_subr64.S
| Show All 37 Lines | |||||
| * | * | ||||
| * #include <powerpc/aim/trap_subr.S> | * #include <powerpc/aim/trap_subr.S> | ||||
| */ | */ | ||||
| /* Locate the per-CPU data structure */ | /* Locate the per-CPU data structure */ | ||||
| #define GET_CPUINFO(r) \ | #define GET_CPUINFO(r) \ | ||||
| mfsprg0 r | mfsprg0 r | ||||
| #define GET_TOCBASE(r) \ | #define GET_TOCBASE(r) \ | ||||
| li r,TRAP_TOCBASE; /* Magic address for TOC */ \ | lis r,DMAP_BASE_ADDRESS@highesta; /* To real-mode alias/dmap */ \ | ||||
| sldi r,r,32; \ | |||||
| ori r,r,TRAP_TOCBASE; /* Magic address for TOC */ \ | |||||
| ld r,0(r) | ld r,0(r) | ||||
| /* | /* | ||||
| * Restore SRs for a pmap | * Restore SRs for a pmap | ||||
| * | * | ||||
| * Requires that r28-r31 be scratch, with r28 initialized to the SLB cache | * Requires that r28-r31 be scratch, with r28 initialized to the SLB cache | ||||
| */ | */ | ||||
| ▲ Show 20 Lines • Show All 897 Lines • Show Last 20 Lines | |||||