Changeset View
Changeset View
Standalone View
Standalone View
sys/sys/pmc.h
| Show First 20 Lines • Show All 80 Lines • ▼ Show 20 Lines | |||||
| * when new CPUs are added. | * when new CPUs are added. | ||||
| * | * | ||||
| * Please keep the pmc(3) manual page in sync with this list. | * Please keep the pmc(3) manual page in sync with this list. | ||||
| */ | */ | ||||
| #define __PMC_CPUS() \ | #define __PMC_CPUS() \ | ||||
| __PMC_CPU(AMD_K7, 0x00, "AMD K7") \ | __PMC_CPU(AMD_K7, 0x00, "AMD K7") \ | ||||
| __PMC_CPU(AMD_K8, 0x01, "AMD K8") \ | __PMC_CPU(AMD_K8, 0x01, "AMD K8") \ | ||||
| __PMC_CPU(INTEL_P5, 0x80, "Intel Pentium") \ | |||||
| __PMC_CPU(INTEL_P6, 0x81, "Intel Pentium Pro") \ | |||||
| __PMC_CPU(INTEL_CL, 0x82, "Intel Celeron") \ | |||||
| __PMC_CPU(INTEL_PII, 0x83, "Intel Pentium II") \ | |||||
| __PMC_CPU(INTEL_PIII, 0x84, "Intel Pentium III") \ | |||||
| __PMC_CPU(INTEL_PM, 0x85, "Intel Pentium M") \ | |||||
| __PMC_CPU(INTEL_PIV, 0x86, "Intel Pentium IV") \ | |||||
| __PMC_CPU(INTEL_CORE, 0x87, "Intel Core Solo/Duo") \ | __PMC_CPU(INTEL_CORE, 0x87, "Intel Core Solo/Duo") \ | ||||
| __PMC_CPU(INTEL_CORE2, 0x88, "Intel Core2") \ | __PMC_CPU(INTEL_CORE2, 0x88, "Intel Core2") \ | ||||
| __PMC_CPU(INTEL_CORE2EXTREME, 0x89, "Intel Core2 Extreme") \ | __PMC_CPU(INTEL_CORE2EXTREME, 0x89, "Intel Core2 Extreme") \ | ||||
| __PMC_CPU(INTEL_ATOM, 0x8A, "Intel Atom") \ | __PMC_CPU(INTEL_ATOM, 0x8A, "Intel Atom") \ | ||||
| __PMC_CPU(INTEL_COREI7, 0x8B, "Intel Core i7") \ | __PMC_CPU(INTEL_COREI7, 0x8B, "Intel Core i7") \ | ||||
| __PMC_CPU(INTEL_WESTMERE, 0x8C, "Intel Westmere") \ | __PMC_CPU(INTEL_WESTMERE, 0x8C, "Intel Westmere") \ | ||||
| __PMC_CPU(INTEL_SANDYBRIDGE, 0x8D, "Intel Sandy Bridge") \ | __PMC_CPU(INTEL_SANDYBRIDGE, 0x8D, "Intel Sandy Bridge") \ | ||||
| __PMC_CPU(INTEL_IVYBRIDGE, 0x8E, "Intel Ivy Bridge") \ | __PMC_CPU(INTEL_IVYBRIDGE, 0x8E, "Intel Ivy Bridge") \ | ||||
| ▲ Show 20 Lines • Show All 46 Lines • ▼ Show 20 Lines | |||||
| /* | /* | ||||
| * Classes of PMCs | * Classes of PMCs | ||||
| */ | */ | ||||
| #define __PMC_CLASSES() \ | #define __PMC_CLASSES() \ | ||||
| __PMC_CLASS(TSC, 0x00, "CPU Timestamp counter") \ | __PMC_CLASS(TSC, 0x00, "CPU Timestamp counter") \ | ||||
| __PMC_CLASS(K7, 0x01, "AMD K7 performance counters") \ | __PMC_CLASS(K7, 0x01, "AMD K7 performance counters") \ | ||||
| __PMC_CLASS(K8, 0x02, "AMD K8 performance counters") \ | __PMC_CLASS(K8, 0x02, "AMD K8 performance counters") \ | ||||
| __PMC_CLASS(P5, 0x03, "Intel Pentium counters") \ | |||||
| __PMC_CLASS(P6, 0x04, "Intel Pentium Pro counters") \ | |||||
| __PMC_CLASS(P4, 0x05, "Intel Pentium-IV counters") \ | |||||
| __PMC_CLASS(IAF, 0x06, "Intel Core2/Atom, fixed function") \ | __PMC_CLASS(IAF, 0x06, "Intel Core2/Atom, fixed function") \ | ||||
| __PMC_CLASS(IAP, 0x07, "Intel Core...Atom, programmable") \ | __PMC_CLASS(IAP, 0x07, "Intel Core...Atom, programmable") \ | ||||
| __PMC_CLASS(UCF, 0x08, "Intel Uncore fixed function") \ | __PMC_CLASS(UCF, 0x08, "Intel Uncore fixed function") \ | ||||
| __PMC_CLASS(UCP, 0x09, "Intel Uncore programmable") \ | __PMC_CLASS(UCP, 0x09, "Intel Uncore programmable") \ | ||||
| __PMC_CLASS(XSCALE, 0x0A, "Intel XScale counters") \ | __PMC_CLASS(XSCALE, 0x0A, "Intel XScale counters") \ | ||||
| __PMC_CLASS(MIPS24K, 0x0B, "MIPS 24K") \ | __PMC_CLASS(MIPS24K, 0x0B, "MIPS 24K") \ | ||||
| __PMC_CLASS(OCTEON, 0x0C, "Cavium Octeon") \ | __PMC_CLASS(OCTEON, 0x0C, "Cavium Octeon") \ | ||||
| __PMC_CLASS(PPC7450, 0x0D, "Motorola MPC7450 class") \ | __PMC_CLASS(PPC7450, 0x0D, "Motorola MPC7450 class") \ | ||||
| ▲ Show 20 Lines • Show All 1,075 Lines • Show Last 20 Lines | |||||