Changeset View
Changeset View
Standalone View
Standalone View
sys/dev/irdma/icrdma_hw.h
/*- | /*- | ||||
* SPDX-License-Identifier: GPL-2.0 or Linux-OpenIB | * SPDX-License-Identifier: GPL-2.0 or Linux-OpenIB | ||||
* | * | ||||
* Copyright (c) 2019 - 2020 Intel Corporation | * Copyright (c) 2017 - 2022 Intel Corporation | ||||
* | * | ||||
* This software is available to you under a choice of one of two | * This software is available to you under a choice of one of two | ||||
* licenses. You may choose to be licensed under the terms of the GNU | * licenses. You may choose to be licensed under the terms of the GNU | ||||
Context not available. | |||||
#define ICRDMA_VF_DB_ADDR_OFFSET (64 * 1024) | #define ICRDMA_VF_DB_ADDR_OFFSET (64 * 1024) | ||||
/* CCQSTATUS */ | #define ICRDMA_CCQPSTATUS_CCQP_DONE_S 0 | ||||
#define ICRDMA_CCQPSTATUS_CCQP_DONE_S 0 | #define ICRDMA_CCQPSTATUS_CCQP_DONE BIT_ULL(0) | ||||
#define ICRDMA_CCQPSTATUS_CCQP_DONE_M (0x1ULL << ICRDMA_CCQPSTATUS_CCQP_DONE_S) | #define ICRDMA_CCQPSTATUS_CCQP_ERR_S 31 | ||||
#define ICRDMA_CCQPSTATUS_CCQP_ERR_S 31 | #define ICRDMA_CCQPSTATUS_CCQP_ERR BIT_ULL(31) | ||||
#define ICRDMA_CCQPSTATUS_CCQP_ERR_M (0x1ULL << ICRDMA_CCQPSTATUS_CCQP_ERR_S) | #define ICRDMA_CQPSQ_STAG_PDID_S 46 | ||||
#define ICRDMA_CQPSQ_STAG_PDID_S 46 | #define ICRDMA_CQPSQ_STAG_PDID GENMASK_ULL(63, 46) | ||||
#define ICRDMA_CQPSQ_STAG_PDID_M (0x3ffffULL << ICRDMA_CQPSQ_STAG_PDID_S) | #define ICRDMA_CQPSQ_CQ_CEQID_S 22 | ||||
#define ICRDMA_CQPSQ_CQ_CEQID_S 22 | #define ICRDMA_CQPSQ_CQ_CEQID GENMASK_ULL(31, 22) | ||||
#define ICRDMA_CQPSQ_CQ_CEQID_M (0x3ffULL << ICRDMA_CQPSQ_CQ_CEQID_S) | #define ICRDMA_CQPSQ_CQ_CQID_S 0 | ||||
#define ICRDMA_CQPSQ_CQ_CQID_S 0 | #define ICRDMA_CQPSQ_CQ_CQID GENMASK_ULL(18, 0) | ||||
#define ICRDMA_CQPSQ_CQ_CQID_M (0x7ffffULL << ICRDMA_CQPSQ_CQ_CQID_S) | #define ICRDMA_COMMIT_FPM_CQCNT_S 0 | ||||
#define ICRDMA_COMMIT_FPM_CQCNT_S 0 | #define ICRDMA_COMMIT_FPM_CQCNT GENMASK_ULL(19, 0) | ||||
#define ICRDMA_COMMIT_FPM_CQCNT_M (0xfffffULL << ICRDMA_COMMIT_FPM_CQCNT_S) | #define ICRDMA_CQPSQ_UPESD_HMCFNID_S 0 | ||||
#define ICRDMA_CQPSQ_UPESD_HMCFNID GENMASK_ULL(5, 0) | |||||
enum icrdma_device_caps_const { | enum icrdma_device_caps_const { | ||||
ICRDMA_MAX_WQ_FRAGMENT_COUNT = 13, | ICRDMA_MAX_WQ_FRAGMENT_COUNT = 13, | ||||
ICRDMA_MAX_SGE_RD = 13, | ICRDMA_MAX_SGE_RD = 13, | ||||
ICRDMA_MAX_STATS_COUNT = 128, | ICRDMA_MAX_STATS_COUNT = 128, | ||||
ICRDMA_MAX_IRD_SIZE = 127, | ICRDMA_MAX_IRD_SIZE = 32, | ||||
ICRDMA_MAX_ORD_SIZE = 255, | ICRDMA_MAX_ORD_SIZE = 64, | ||||
ICRDMA_MIN_WQ_SIZE = 8 /* WQEs */, | |||||
}; | }; | ||||
Context not available. |