diff --git a/sys/dev/ichiic/ig4_pci.c b/sys/dev/ichiic/ig4_pci.c
--- a/sys/dev/ichiic/ig4_pci.c
+++ b/sys/dev/ichiic/ig4_pci.c
@@ -186,6 +186,12 @@
 #define PCI_CHIP_METEORLAKE_M_I2C_3	0x7e518086
 #define PCI_CHIP_METEORLAKE_M_I2C_4	0x7e7a8086
 #define PCI_CHIP_METEORLAKE_M_I2C_5	0x7e7b8086
+#define PCI_CHIP_ARROWLAKE_U_I2C_0      0x77788086
+#define PCI_CHIP_ARROWLAKE_U_I2C_1      0x77798086
+#define PCI_CHIP_ARROWLAKE_U_I2C_2      0x777a8086
+#define PCI_CHIP_ARROWLAKE_U_I2C_3      0x777b8086
+#define PCI_CHIP_ARROWLAKE_U_I2C_4      0x77508086
+#define PCI_CHIP_ARROWLAKE_U_I2C_5      0x77518086
 
 struct ig4iic_pci_device {
 	uint32_t	devid;
@@ -316,6 +322,12 @@
 	{ PCI_CHIP_METEORLAKE_M_I2C_3, "Intel Meteor Lake-M I2C Controller-3", IG4_TIGERLAKE},
 	{ PCI_CHIP_METEORLAKE_M_I2C_4, "Intel Meteor Lake-M I2C Controller-4", IG4_TIGERLAKE},
 	{ PCI_CHIP_METEORLAKE_M_I2C_5, "Intel Meteor Lake-M I2C Controller-5", IG4_TIGERLAKE},
+	{ PCI_CHIP_ARROWLAKE_U_I2C_0, "Intel Arrow Lake-H/U I2C Controller-0", IG4_TIGERLAKE},
+	{ PCI_CHIP_ARROWLAKE_U_I2C_1, "Intel Arrow Lake-H/U I2C Controller-1", IG4_TIGERLAKE},
+	{ PCI_CHIP_ARROWLAKE_U_I2C_2, "Intel Arrow Lake-H/U I2C Controller-2", IG4_TIGERLAKE},
+	{ PCI_CHIP_ARROWLAKE_U_I2C_3, "Intel Arrow Lake-H/U I2C Controller-3", IG4_TIGERLAKE},
+	{ PCI_CHIP_ARROWLAKE_U_I2C_4, "Intel Arrow Lake-H/U I2C Controller-4", IG4_TIGERLAKE},
+	{ PCI_CHIP_ARROWLAKE_U_I2C_5, "Intel Arrow Lake-H/U I2C Controller-5", IG4_TIGERLAKE},
 };
 
 static int